没有合适的资源?快使用搜索试试~ 我知道了~
首页ug908-vivado-programming-debugging.pdf
ug908-vivado-programming-debugging.pdf
需积分: 31 31 下载量 168 浏览量
更新于2023-05-15
收藏 8.49MB PDF 举报
Xilinx UG908 Vivado Design Suite User Guide Programming and Debugging
资源详情
资源推荐
![](https://csdnimg.cn/release/download_crawler_static/12006778/bg2.jpg)
Revision History
The following table shows the revision history for this document.
Section
Revision Summary
10/30/2019 Version 2019.2
General Updates Updated for Vivado 2019.2 release.
05/22/2019 Version 2019.1
Appendix E: Configuration Memory Support Replaced Configuration Memory Support Tables.
Bus Plot Viewer Added new section on Bus Plot Viewer.
High Bandwidth Memory (HBM) Monitor Added new section on High Bandwidth (HBM) Monitor.
Revision History
UG908 (v2019.2) October 30, 2019 www.xilinx.com
Vivado Programming and Debugging 2
Send Feedback
![](https://csdnimg.cn/release/download_crawler_static/12006778/bg3.jpg)
Table of Contents
Revision History...............................................................................................................2
Chapter 1: Introduction.............................................................................................. 8
Getting Started............................................................................................................................ 8
Debug Terminology.................................................................................................................... 9
Chapter 2: Vivado Lab Edition................................................................................13
Installation................................................................................................................................. 13
Using the Vivado Lab Edition .................................................................................................. 14
Vivado Lab Edition Project .......................................................................................................16
Programming Features ........................................................................................................... 19
Debug Features ........................................................................................................................ 20
Chapter 3: Generating the Bitstream or Device Image.......................... 21
Changing the Bitstream File Format Settings........................................................................22
Changing Device Configuration Bitstream Settings............................................................. 22
Chapter 4: Programming the Device................................................................. 24
Opening the Hardware Manager............................................................................................ 24
Opening Hardware Target Connections.................................................................................24
Connecting to a Hardware Target Using hw_server............................................................. 25
Opening a New Hardware Target........................................................................................... 26
Troubleshooting a Hardware Target.......................................................................................28
Associating a Programming File with the Hardware Device................................................30
Programming the Hardware Device....................................................................................... 30
Closing the Hardware Target...................................................................................................34
Closing a Connection to the Hardware Server...................................................................... 35
Reconnecting to a Target Device with a Lower JTAG Clock Frequency ..............................35
Connecting to a Server with More Than 32 Devices in a JTAG Chain.................................. 36
Chapter 5: Remote Debugging in Vivado........................................................ 38
Using Vivado Hardware Server to Debug Over Ethernet.....................................................38
Xilinx Virtual Cable (XVC).......................................................................................................... 39
UG908 (v2019.2) October 30, 2019 www.xilinx.com
Vivado Programming and Debugging 3
Send Feedback
![](https://csdnimg.cn/release/download_crawler_static/12006778/bg4.jpg)
Chapter 6: Programming Configuration Memory Devices....................50
Generate Bitstreams for use with Configuration Memory Devices.................................... 51
Creating a Configuration Memory File................................................................................... 52
Creating a Configuration Memory File for SPI Dual Quad (x8) Devices............................. 53
Connect to the Hardware Target in Vivado............................................................................54
Adding a Configuration Memory Device................................................................................ 55
Programming a Configuration Memory Device.................................................................... 56
Booting the Device....................................................................................................................59
Configuration Failures in Master Mode..................................................................................60
Chapter 7: Advanced Programming Features.............................................. 61
Readback and Verify................................................................................................................. 61
Generating Encrypted and Authenticated Files for 7 Series Devices..................................65
Generating Encrypted and Authenticated Files for UltraScale and UltraScale+................68
Programming the AES Key for 7 Series Devices.................................................................... 73
Programming the AES Key for UltraScale and UltraScale+ Devices....................................75
eFUSE Register Access and Programming.............................................................................77
Cable Support for eFUSE Programming.................................................................................78
eFUSE Register Access and Programming for 7 Series Devices.......................................... 78
eFUSE Register Access and Programming for UltraScale and UltraScale+ Devices..........84
eFUSE NKZ File...........................................................................................................................91
System Monitor ........................................................................................................................ 92
Chapter 8: Serial Vector Format (SVF) File Programming......................94
Creating an SVF Target............................................................................................................. 94
Adding Devices to an SVF Target.............................................................................................97
Adding Configuration Memory Parts to Xilinx Devices...................................................... 102
Operations on the SVF Chain.................................................................................................104
Writing SVF Files...................................................................................................................... 107
Executing SVF Files..................................................................................................................109
Chapter 9: Debugging the Design..................................................................... 110
RTL-Level Design Simulation..................................................................................................110
Post-Implemented Design Simulation................................................................................. 110
In-System Logic Design Debugging......................................................................................111
In-System Serial I/O Design Debugging.............................................................................. 111
Chapter 10: In-System Logic Design Debugging Flows......................... 112
UG908 (v2019.2) October 30, 2019 www.xilinx.com
Vivado Programming and Debugging 4
Send Feedback
![](https://csdnimg.cn/release/download_crawler_static/12006778/bg5.jpg)
Probing the Design for In-System Debugging.................................................................... 112
Using the Netlist Insertion Debug Probing Flow................................................................ 113
HDL Instantiation Debug Probing Flow Overview.............................................................. 128
Using the HDL Instantiation Debug Probing Flow..............................................................129
Debug Flow in IP Integrator.................................................................................................. 139
Implementing the Design Containing the Debug Cores....................................................142
ILA Core and Timing Considerations.................................................................................... 142
Debug Cores Clocking Guidelines.........................................................................................143
Adding Vivado Debug Cores to a Partial Reconfiguration Design....................................147
Chapter 11: Debugging Logic Designs in Hardware................................148
Using Vivado Logic Analyzer to Debug the Design.............................................................148
Connecting to the Hardware Target and Programming the Device.................................149
Vivado Hardware Manager Dashboards ............................................................................. 150
Setting up the ILA Core to Take a Measurement................................................................ 160
Writing ILA Probes Information............................................................................................ 187
Reading ILA Probes Information...........................................................................................188
Viewing Captured Data from the ILA Core in the Waveform Viewer................................188
Using Waveform ILA Trigger and Export Features............................................................. 188
Saving and Restoring Captured Data from the ILA Core................................................... 191
Enumeration of Probe Values................................................................................................193
Debugging AXI Interfaces in the Hardware Manager........................................................201
Setting Up the VIO Core to Take a Measurement............................................................... 210
Viewing the VIO Core Status..................................................................................................212
Interacting with VIO Core Output Probes............................................................................216
Hardware System Communication Using the JTAG-to-AXI Master Debug Core............. 219
Using Vivado Logic Analyzer in a Lab Environment............................................................222
Description of Hardware Manager Tcl Objects and Commands.......................................223
Using Tcl Commands to Interact with a JTAG-to-AXI Master Core....................................227
Using Tcl Commands to Take an ILA Measurement........................................................... 228
Trigger At Startup....................................................................................................................229
Memory Calibration Debug................................................................................................... 230
Debugging Partial Reconfigurable Designs in Vivado Hardware Manager.....................231
High Bandwidth Memory (HBM) Monitor............................................................................232
Chapter 12: Viewing ILA Probe Data in the Waveform Viewer......... 234
ILA Data and Waveform Relationship...................................................................................234
Waveform Viewer Layout ...................................................................................................... 235
Waveform Viewer Operation ................................................................................................ 236
UG908 (v2019.2) October 30, 2019 www.xilinx.com
Vivado Programming and Debugging 5
Send Feedback
剩余399页未读,继续阅读
![docx](https://img-home.csdnimg.cn/images/20210720083331.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://profile-avatar.csdnimg.cn/67e0236c579c431d8ac0fd5c9b90d642_zfandly.jpg!1)
zfandly
- 粉丝: 0
- 资源: 8
上传资源 快速赚钱
我的内容管理 收起
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助
![](https://csdnimg.cn/release/wenkucmsfe/public/img/voice.245cc511.png)
会员权益专享
最新资源
- VMP技术解析:Handle块优化与壳模板初始化
- C++ Primer 第四版更新:现代编程风格与标准库
- 计算机系统基础实验:缓冲区溢出攻击(Lab3)
- 中国结算网上业务平台:证券登记操作详解与常见问题
- FPGA驱动的五子棋博弈系统:加速与创新娱乐体验
- 多旋翼飞行器定点位置控制器设计实验
- 基于流量预测与潮汐效应的动态载频优化策略
- SQL练习:查询分析与高级操作
- 海底数据中心散热优化:从MATLAB到动态模拟
- 移动应用作业:MyDiaryBook - Google Material Design 日记APP
- Linux提权技术详解:从内核漏洞到Sudo配置错误
- 93分钟快速入门 LaTeX:从入门到实践
- 5G测试新挑战与罗德与施瓦茨解决方案
- EAS系统性能优化与故障诊断指南
- Java并发编程:JUC核心概念解析与应用
- 数据结构实验报告:基于不同存储结构的线性表和树实现
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
![](https://img-home.csdnimg.cn/images/20220527035711.png)
![](https://img-home.csdnimg.cn/images/20220527035711.png)
![](https://img-home.csdnimg.cn/images/20220527035111.png)
安全验证
文档复制为VIP权益,开通VIP直接复制
![](https://csdnimg.cn/release/wenkucmsfe/public/img/green-success.6a4acb44.png)