没有合适的资源?快使用搜索试试~ 我知道了~
首页Quartus II 18.0 视频图像处理IP核的使用介绍
Quartus II 18.0 视频图像处理IP核的使用介绍
需积分: 0 33 下载量 132 浏览量
更新于2023-05-22
评论 3
收藏 2.24MB PDF 举报
Quartus II 18.0 视频图像处理IP核的使用介绍,介绍IP核的调用方法
资源详情
资源评论
资源推荐
Contents
1. Video and Image Processing IP Cores.............................................................................7
1.1. Release Information...............................................................................................8
1.2. Device Family Support............................................................................................9
1.3. Latency................................................................................................................9
1.4. In-System Performance and Resource Guidance......................................................11
1.5. Stall Behavior and Error Recovery.......................................................................... 11
2. Avalon-ST Video............................................................................................................17
2.1. Avalon-ST Video Configuration Types...................................................................... 19
2.2. Avalon-ST Video Packet Types................................................................................20
2.2.1. Avalon-ST Video Control Packets................................................................ 21
2.2.2. Avalon-ST Video Video Packets.................................................................. 22
2.2.3. Avalon-ST Video User Packets....................................................................25
2.3. Avalon-ST Video Operation....................................................................................26
2.4. Avalon-ST Video Error Cases................................................................................. 26
3. Clocked Video............................................................................................................... 27
3.1. Video Formats..................................................................................................... 27
3.1.1. Embedded Synchronization Format: Clocked Video Output.............................27
3.1.2. Embedded Synchronization Format: Clocked Video Input ..............................28
3.1.3. Separate Synchronization Format...............................................................29
3.1.4. Video Locked Signal................................................................................. 29
3.1.5. Clocked Video and 4:2:0 Chroma Subsampling............................................ 30
4. VIP Run-Time Control................................................................................................... 33
5. Getting Started............................................................................................................. 36
5.1. IP Catalog and Parameter Editor............................................................................ 36
5.1.1. Specifying IP Core Parameters and Options................................................. 37
5.2. Installing and Licensing IP Cores............................................................................37
5.2.1. Intel FPGA IP Evaluation Mode................................................................... 38
6. VIP Connectivity Interfacing......................................................................................... 42
6.1. Avalon-ST Color Space Mappings........................................................................... 42
6.1.1. Interfacing with High-Definition Multimedia Interface (HDMI).........................43
6.1.2. Interfacing with DisplayPort.......................................................................44
6.1.3. Interfacing with Serial Digital Interface (SDI).............................................. 45
6.1.4. Unsupported SDI Mappings....................................................................... 48
6.1.5. 12G SDI................................................................................................. 48
7. Clocked Video Interface IP Cores..................................................................................52
7.1. Supported Features for Clocked Video Output IP Cores..............................................52
7.2. Control Port........................................................................................................ 53
7.3. Clocked Video Input Format Detection.................................................................... 53
7.4. Interrupts........................................................................................................... 55
7.5. Clocked Video Output Video Modes.........................................................................56
7.5.1. Interrupts............................................................................................... 60
7.6. Clocked Video Output II Latency Mode....................................................................60
7.7. Generator Lock....................................................................................................61
Contents
Video and Image Processing Suite User Guide
2
7.8. Underflow and Overflow........................................................................................62
7.9. Timing Constraints...............................................................................................63
7.10. Handling Ancillary Packets...................................................................................64
7.11. Modules for Clocked Video Input II IP Core............................................................ 66
7.12. Clocked Video Input II Signals, Parameters, and Registers.......................................68
7.12.1. Clocked Video Input II Interface Signals....................................................68
7.12.2. Clocked Video Input II Parameter Settings.................................................71
7.12.3. Clocked Video Input II Control Registers....................................................72
7.13. Clocked Video Output II Signals, Parameters, and Registers....................................73
7.13.1. Clocked Video Output II Interface Signals..................................................74
7.13.2. Clocked Video Output II Parameter Settings...............................................76
7.13.3. Clocked Video Output II Control Registers................................................. 78
7.14. Clocked Video Input Signals, Parameters, and Registers......................................... 81
7.14.1. Clocked Video Input Interface Signals....................................................... 81
7.14.2. Clocked Video Input Parameter Settings.................................................... 83
7.14.3. Clocked Video Input Control Registers.......................................................84
7.15. Clocked Video Output Signals, Parameters, and Registers........................................ 85
7.15.1. Clocked Video Output Interface Signals..................................................... 85
7.15.2. Clocked Video Output Parameter Settings.................................................. 87
7.15.3. Clocked Video Output Control Registers.....................................................89
8. 2D FIR II IP Core.......................................................................................................... 92
8.1. 2D FIR Filter Processing........................................................................................92
8.2. 2D FIR Filter Precision.......................................................................................... 93
8.3. 2D FIR Coefficient Specification............................................................................. 93
8.4. 2D FIR Filter Symmetry........................................................................................ 95
8.4.1. No Symmetry..........................................................................................96
8.4.2. Horizontal Symmetry................................................................................96
8.4.3. Vertical Symmetry................................................................................... 96
8.4.4. Horizontal and Vertical Symmetry.............................................................. 97
8.4.5. Diagonal Symmetry..................................................................................97
8.5. Result to Output Data Type Conversion................................................................... 98
8.6. Edge-Adaptive Sharpen Mode................................................................................ 99
8.6.1. Edge Detection........................................................................................ 99
8.6.2. Filtering..................................................................................................99
8.6.3. Precision............................................................................................... 100
8.7. 2D FIR Filter Parameter Settings.......................................................................... 100
8.8. 2D FIR Filter Control Registers............................................................................. 102
9. Mixer II IP Core.......................................................................................................... 104
9.1. Alpha Blending.................................................................................................. 105
9.2. Mixer II Parameter Settings.................................................................................106
9.3. Video Mixing Control Registers.............................................................................107
9.4. Layer Mapping................................................................................................... 108
10. Chroma Resampler II IP Core................................................................................... 110
10.1. Chroma Resampler Algorithms........................................................................... 111
10.1.1. Nearest Neighbor................................................................................. 111
10.1.2. Bilinear............................................................................................... 113
10.1.3. Filtered............................................................................................... 115
10.2. Chroma Resampler Parameter Settings................................................................115
10.3. Chroma Resampler Control Registers.................................................................. 117
Contents
Video and Image Processing Suite User Guide
3
11. Clipper II IP Core......................................................................................................118
11.1. Clipper II Parameter Settings............................................................................. 118
11.2. Clipper II Control Registers................................................................................119
12. Color Plane Sequencer II IP Core..............................................................................120
12.1. Combining Color Patterns.................................................................................. 120
12.2. Rearranging Color Patterns................................................................................ 121
12.3. Splitting and Duplicating................................................................................... 121
12.4. Handling of Subsampled Data............................................................................ 122
12.5. Handling of Non-Image Avalon-ST Packets...........................................................123
12.6. Color Plane Sequencer Parameter Settings...........................................................123
13. Color Space Converter II IP Core.............................................................................. 125
13.1. Input and Output Data Types............................................................................. 125
13.2. Color Space Conversion.....................................................................................126
13.2.1. Predefined Conversions......................................................................... 126
13.3. Result of Output Data Type Conversion................................................................127
13.4. Color Space Converter Parameter Settings...........................................................128
13.5. Color Space Conversion Control Registers............................................................ 129
14. Control Synchronizer IP Core.................................................................................... 131
14.1. Using the Control Synchronizer IP Core............................................................... 131
14.2. Control Synchronizer Parameter Settings............................................................ 134
14.3. Control Synchronizer Control Registers................................................................134
15. Deinterlacer II IP Core............................................................................................. 136
15.1. Deinterlacing Algorithm Options......................................................................... 136
15.2. Deinterlacing Algorithms................................................................................... 137
15.2.1. Vertical Interpolation (Bob)....................................................................137
15.2.2. Field Weaving (Weave)..........................................................................138
15.2.3. Motion Adaptive................................................................................... 138
15.2.4. Motion Adaptive High Quality (Sobel Edge Interpolation) ...........................140
15.3. Run-time Control..............................................................................................140
15.4. Pass-Through Mode for Progressive Frames..........................................................141
15.5. Cadence Detection (Motion Adaptive Deinterlacing Only)....................................... 141
15.6. Avalon-MM Interface to Memory......................................................................... 143
15.7. Motion Adaptive Mode Bandwidth Requirements .................................................. 143
15.8. Avalon-ST Video Support...................................................................................144
15.9. 4K Video Passthrough Support .......................................................................... 144
15.10. Behavior When Unexpected Fields are Received.................................................. 145
15.11. Handling of Avalon-ST Video Control Packets...................................................... 146
15.12. Deinterlacer II Parameter Settings.................................................................... 146
15.13. Deinterlacing Control Registers.........................................................................148
15.13.1. Scene Change Motion Multiplier Value....................................................153
15.13.2. Tuning Motion Shift and Motion Scale Registers.......................................153
16. Frame Buffer II IP Core............................................................................................ 155
16.1. Double Buffering.............................................................................................. 156
16.2. Triple Buffering............................................................................................... 156
16.3. Locked Frame Rate Conversion...........................................................................157
16.4. Handling of Avalon-ST Video Control Packets and User Packets............................... 157
16.5. Frame Buffer Parameter Settings........................................................................158
Contents
Video and Image Processing Suite User Guide
4
16.6. Frame Buffer Application Examples..................................................................... 160
16.7. Frame Buffer Control Registers...........................................................................161
16.7.1. Frame Writer Only Mode........................................................................163
16.7.2. Frame Reader Only Mode.......................................................................163
16.7.3. Memory Map for Frame Reader or Writer Configurations.............................164
17. Gamma Corrector II IP Core..................................................................................... 167
17.1. Gamma Corrector Parameter Settings................................................................. 167
17.2. Gamma Corrector Control Registers.................................................................... 168
18. Configurable Guard Bands IP Core............................................................................ 170
18.1. Guard Bands Parameter Settings........................................................................ 170
18.2. Configurable Guard Bands Control Registers.........................................................171
19. Interlacer II IP Core................................................................................................. 173
19.1. Interlacer Parameter Settings............................................................................ 173
19.2. Interlacer Control Registers............................................................................... 174
20. Scaler II IP Core....................................................................................................... 176
20.1. Nearest Neighbor Algorithm...............................................................................176
20.2. Bilinear Algorithm.............................................................................................177
20.2.1. Bilinear Algorithmic Description.............................................................. 177
20.3. Polyphase and Bicubic Algorithm........................................................................ 178
20.3.1. Double-Buffering................................................................................. 180
20.3.2. Polyphase Algorithmic Description...........................................................181
20.3.3. Choosing and Loading Coefficients.......................................................... 182
20.4. Edge-Adaptive Scaling Algorithm........................................................................ 183
20.5. Scaler II Parameter Settings.............................................................................. 184
20.6. Scaler II Control Registers................................................................................. 186
21. Switch II IP Core...................................................................................................... 188
21.1. Switch II Parameter Settings..............................................................................188
21.2. Switch II Control Registers................................................................................ 189
22. Test Pattern Generator II IP Core............................................................................. 190
22.1. Test Pattern.....................................................................................................190
22.2. Generation of Avalon-ST Video Control Packets and Run-Time Control..................... 192
22.3. Test Pattern Generator II Parameter Settings....................................................... 193
22.4. Test Pattern Generator II Control Registers.......................................................... 193
23. Trace System IP Core................................................................................................195
23.1. Trace System Parameter Settings....................................................................... 196
23.2. Trace System Signals........................................................................................ 196
23.3. Operating the Trace System from System Console................................................ 198
23.3.1. Loading the Project and Connecting to the Hardware.................................198
23.3.2. Trace Within System Console................................................................. 200
23.3.3. TCL Shell Commands............................................................................ 201
24. Avalon-ST Video Stream Cleaner IP Core.................................................................. 202
24.1. Avalon-ST Video Protocol...................................................................................202
24.2. Repairing Non-Ideal and Error Cases...................................................................203
24.3. Avalon-ST Video Stream Cleaner Parameter Settings.............................................204
24.4. Avalon-ST Video Stream Cleaner Control Registers................................................205
Contents
Video and Image Processing Suite User Guide
5
剩余254页未读,继续阅读
云游西京
- 粉丝: 1
- 资源: 12
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- zigbee-cluster-library-specification
- JSBSim Reference Manual
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0