没有合适的资源?快使用搜索试试~ 我知道了~
首页Verilog:Frequently Asked Questions(英文)
Verilog:Frequently Asked Questions(英文)

Verilog:Frequently Asked Questions Language, Applications and Extensions
资源详情
资源评论
资源推荐

Verilog:
Frequently
Asked
Questions

Shivakumar Chonnad
Needamangalam Balachander
Verilog:
Frequently
Asked
Questions
Language, Applications and
Extensions
Springer

eBook ISBN: 0-387-22899-3
Print ISBN:
0-387-22834-9
Print ©2004 Springer Science + Business Media, Inc.
All rights reserved
No part of this eBook may be reproduced or transmitted in any form or by any means, electronic,
mechanical, recording, or otherwise, without written consent from the Publisher
Created in the United States of America
Boston
©2004 Springer Science + Business Media, Inc.
Visit Springer's eBookstore at: http://www.ebooks.kluweronline.com
and the Springer Global Website Online at: http://www.springeronline.com

To our wives, Manjula Chonnad
and jayanthi Balachander
To our children, Akshata Chonnad,
Puja Balachander, and Manya Balachander

Contents
Dedication
Contributing Authors
Foreword
Preface
Acknowledgments
1
v
xvii
xix
xxi
xxvii
BASIC VERILOG
1
1.1
Assignments
1
1.1.1
1.1.2
1.1.3
1.1.4
What are the differences between continuous and procedural
assignments?
What are the differences between assignments in initial and
always constructs?
What are the differences between blocking and nonblocking
assignments?
How can I model a bi-directional net with assignments
influencing both source and destination?
1
2
3
4
剩余201页未读,继续阅读













安全验证
文档复制为VIP权益,开通VIP直接复制

评论1