没有合适的资源?快使用搜索试试~ 我知道了~
首页JESD204c标准 2017.10
JESD204c标准 2017.10

JESD204C 2017年10月版。Serial Interface for Data Converters
资源详情
资源评论
资源推荐

JEDEC
STANDARD
Serial Interface for Data Converters
JESD204C
(Revision of JESD204B.01 January 2012)
DECEMBER 2017
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
Downloaded by that dy (fking24@163.com) on Apr 8, 2018, 9:18 pm CST
?? 50?

NOTICE
JEDEC standards and publications contain material that has been prepared, reviewed, and
approved through the JEDEC Board of Directors level and subsequently reviewed and approved
by the JEDEC legal counsel.
JEDEC standards and publications are designed to serve the public interest through eliminating
misunderstandings between manufacturers and purchasers, facilitating interchangeability and
improvement of products, and assisting the purchaser in selecting and obtaining with minimum
delay the proper product for use by those other than JEDEC members, whether the standard is to
be used either domestically or internationally.
JEDEC standards and publications are adopted without regard to whether or not their adoption
may involve patents or articles, materials, or processes. By such action JEDEC does not assume
any liability to any patent owner, nor does it assume any obligation whatever to parties adopting
the JEDEC standards or publications.
The information included in JEDEC standards and publications represents a sound approach to
product specification and application, principally from the solid state device manufacturer
viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or
publication may be further processed and ultimately become an ANSI standard.
No claims to be in conformance with this standard may be made unless all requirements stated in
the standard are met.
Inquiries, comments, and suggestions relative to the content of this JEDEC standard or
publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under
Standards and Documents for alternative contact information.
Published by
©JEDEC Solid State Technology Association 2017
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
This document may be downloaded free of charge; however JEDEC retains the
copyright on this material. By downloading this file the individual agrees not to
charge for or resell the resulting material.
PRICE: Contact JEDEC
Printed in the U.S.A.
All rights reserved
Downloaded by that dy (fking24@163.com) on Apr 8, 2018, 9:18 pm CST
?? 50?

PLEASE!
DON’T VIOLATE
THE
LAW!
This document is copyrighted by JEDEC and may not be
reproduced without permission.
For information, contact:
JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
or refer to www.jedec.org under Standards-Documents/Copyright Information.
Downloaded by that dy (fking24@163.com) on Apr 8, 2018, 9:18 pm CST
?? 50?

Downloaded by that dy (fking24@163.com) on Apr 8, 2018, 9:18 pm CST
?? 50?

JEDEC Standard No. 204C
-i-
SERIAL INTERFACE FOR DATA CONVERTERS
CONTENTS
Foreword .................................................................................................................................................................... xii
1 Scope ............................................................................................................................................................... 1
2 Normative references .................................................................................................................................... 3
3 Terminology ................................................................................................................................................... 4
3.1 Terms and definitions ...................................................................................................................................... 4
3.2 Symbols and abbreviated terms ....................................................................................................................... 9
4 Introduction and common requirements .................................................................................................. 17
4.1 Application overview .................................................................................................................................... 17
4.1.1 Background ................................................................................................................................................... 17
4.1.2 Physical layer overview ................................................................................................................................. 18
4.1.3 Transport and link layer overview ................................................................................................................. 19
4.1.3.1 Data encoding and organization .................................................................................................................... 19
4.1.3.2 Clocking ........................................................................................................................................................ 19
4.1.3.3 Sync header stream ........................................................................................................................................ 21
4.1.3.4 Deterministic latency ..................................................................................................................................... 21
4.1.4 Data link properties ....................................................................................................................................... 21
4.1.4.1 Variants and modes ....................................................................................................................................... 22
4.1.5 Configuration examples ................................................................................................................................ 22
4.1.5.1 General .......................................................................................................................................................... 22
4.1.5.2 Single-device ADC application ..................................................................................................................... 22
4.1.5.3 Single-device DAC application ..................................................................................................................... 24
4.2 Deterministic latency ..................................................................................................................................... 25
4.2.1 Introduction and general requirements .......................................................................................................... 25
4.2.2 No support for deterministic latency (device subclass 0 and device subclass 1 using MULTIREF) ............ 28
4.2.3 Deterministic latency using SYSREF (device subclass 1) ............................................................................ 28
4.2.4 Deterministic latency using SYNC~ detection (device subclass 2) ............................................................... 28
4.3 Physical timing .............................................................................................................................................. 29
4.3.1 Device clock .................................................................................................................................................. 29
4.3.2 Link layer clock ............................................................................................................................................. 30
4.3.3 Transport layer clock ..................................................................................................................................... 30
4.3.4 Local multiframe and extended multiblock clocks (LMFC and LEMC) ...................................................... 31
4.3.5 SYSREF signal (device Subclass 1) .............................................................................................................. 31
4.3.6 MULTIREF signal (device subclass 1) ......................................................................................................... 33
4.3.7 SYNC~ generation and detection clocks (8B/10B link layer) ....................................................................... 35
4.3.8 Skew and latency variation budget ................................................................................................................ 36
4.4 Control interfaces .......................................................................................................................................... 47
4.5 Device classification ..................................................................................................................................... 47
4.5.1 Classes ........................................................................................................................................................... 47
4.5.2 Device subclassification ................................................................................................................................ 47
4.5.3 Features to be declared .................................................................................................................................. 48
5 Physical layer specification ......................................................................................................................... 49
5.1 Category B physical layer specification ........................................................................................................ 49
5.1.1 Electrical specification overview .................................................................................................................. 49
5.1.2 Compliance types .......................................................................................................................................... 50
5.1.3 Transmission medium ................................................................................................................................... 51
5.1.3.1 Transmission medium insertion loss ............................................................................................................. 52
5.1.4 Class B-3 ( LV-OIF-SxI5) ............................................................................................................................. 52
5.1.4.1 Compliance ................................................................................................................................................... 52
5.1.4.2 Transmitter .................................................................................................................................................... 53
5.1.4.3 Receiver ......................................................................................................................................................... 54
5.1.5 Class B-6 (LV-OIF-6G-SR) .......................................................................................................................... 56
Downloaded by that dy (fking24@163.com) on Apr 8, 2018, 9:18 pm CST
?? 50?
剩余293页未读,继续阅读













安全验证
文档复制为VIP权益,开通VIP直接复制

评论1