没有合适的资源?快使用搜索试试~ 我知道了~
首页imx8m datasheet
imx8m datasheet
需积分: 50 183 浏览量
更新于2023-05-31
评论
收藏 1.71MB PDF 举报
datasheet of i.mx8m,it is newest industry nxp processor .
资源详情
资源评论
资源推荐

NXP Semiconductors
Data Sheet: Technical Data
Document Number: IMX8MDQLQCEC
Rev. 0, 01/2018
Ordering Information
See Table 2 on page 6
© 2018 NXP B.V.
MIMX8MQ7DVAJZAA MIMX8MQ6DVAJZAA
MIMX8MD7DVAJZAA MIMX8MD6DVAJZAA
MIMX8MQ5DVAJZAA
Package Information
Plastic Package
FBGA 17 x 17 mm, 0.65 mm pitch
1 i.MX 8M Dual / 8M QuadLite
/ 8M Quad introduction
The i.MX 8M Dual / 8M QuadLite / 8M Quad processors
represent NXP’s latest market of connected streaming
audio/video devices, scanning/imaging devices, and
various devices requiring high-performance, low-power
processors.
The i.MX 8M Dual / 8M QuadLite / 8M Quad processors
feature advanced implementation of a quad Arm
®
Cortex
®
-A53 core, which operates at speeds of up to
1.5 GHz. A general purpose Cortex
®
-M4 core processor
is for low-power processing. The DRAM controller
supports 32-bit/16-bit LPDDR4, DDR4, and DDR3L
memory. There are a number of other interfaces for
connecting peripherals, such as WLAN, Bluetooth, GPS,
displays, and camera sensors. The i.MX 8M Quad and
i.MX 8M Dual processors have hardware acceleration
for video playback up to 4K, and can drive the video
outputs up to 60 fps. Although the i.MX 8M QuadLite
processor does not have hardware acceleration for video
decode, it allows for video playback with software
decoders if needed.
i.MX 8M Dual / 8M
QuadLite / 8M Quad
Applications Processors
Data Sheet for Consumer
Products
1. i.MX 8M Dual / 8M QuadLite / 8M Quad introduction . . . 1
1.1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 6
2. Modules list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
2.1. Recommended connections for unused interfaces 12
3. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . 13
3.1. Chip-level conditions . . . . . . . . . . . . . . . . . . . . . . 13
3.2. Power supplies requirements and restrictions . . . 23
3.3. PLL electrical characteristics . . . . . . . . . . . . . . . . 25
3.4. On-chip oscillators . . . . . . . . . . . . . . . . . . . . . . . . 26
3.5. I/O DC parameters . . . . . . . . . . . . . . . . . . . . . . . 28
3.6. I/O AC parameters . . . . . . . . . . . . . . . . . . . . . . . . 30
3.7. Output buffer impedance parameters . . . . . . . . . 33
3.8. System modules timing . . . . . . . . . . . . . . . . . . . . 35
3.9. External peripheral interface parameters . . . . . . 36
4. Boot mode configuration . . . . . . . . . . . . . . . . . . . . . . . . 70
4.1. Boot mode configuration pins . . . . . . . . . . . . . . . 70
4.2. Boot device interface allocation . . . . . . . . . . . . . . 71
5. Package information and contact assignments . . . . . . . 72
5.1. 17 x 17 mm package information . . . . . . . . . . . . 72
5.2. DDR pin function list for 17 x 17 mm package . . 92
6. Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Consumer Products, Rev. 0, 01/2018
2 NXP Semiconductors
i.MX 8M Dual / 8M QuadLite / 8M Quad introduction
Table 1. Features
Subsystem Feature
Arm Cortex-A53 MPCore platform Quad symmetric Cortex-A53 processors:
• 32 KB L1 Instruction Cache
• 32 KB L1 Data Cache
• Support L1 cache RAMs protection with parity/ECC
Support of 64-bit Armv8-A architecture:
• 1 MB unified L2 cache
• Support L2 cache RAMs protection with ECC
• Frequency of 1.5 GHz
Arm Cortex-M4 core platform 16 KB L1 Instruction Cache
16 KB L1 Data Cache
256 KB tightly coupled memory (TCM)
Connectivity Two PCI Express Gen2 interfaces
Two USB 3.0/2.0 controllers with integrated PHY interfaces
Two Ultra Secure Digital Host Controller (uSDHC) interfaces
One Gigabit Ethernet controller with support for EEE, Ethernet AVB, and IEEE 1588
Four Universal Asynchronous Receiver/Transmitter (UART) modules
Four I
2
C modules
Three SPI modules
External memory interface 32/16-bit DRAM interface: LPDDR4-3200, DDR4-2400, DDR3L-1600
8-bit NAND-Flash
eMMC 5.0 Flash
SPI NOR Flash
QuadSPI Flash with support for XIP
GPIO and pin multiplexing GPIO modules with interrupt capability
Input/output multiplexing controller (IOMUXC) to provide centralized pad control
On-chip memory Boot ROM (128 KB)
On-chip RAM (128 KB + 32 KB)
Power management Temperature sensor with programmable trip points
Flexible power domain partitioning with internal power switches to support efficient
power management

i.MX 8M Dual / 8M QuadLite / 8M Quad introduction
i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Consumer Products, Rev. 0, 01/2018
NXP Semiconductors 3
Multimedia Video Processing Unit:
• 4Kp60 HEVC/H.265 main, and main 10 decoder
• 4Kp60 VP9 decoder
• 4Kp30 AVC/H.264 decoder
• 1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder
Graphic Processing Unit:
• 4 shader
• 267 million triangles/sec
• 1.6 Giga pixel/sec
• 32 GFLOPs 32-bit or 64 GFLOPs 16-bit
• Support OpenGL ES 1.1, 2.0, 3.0, 3.1, Open CL 1.2, and Vulkan
HDMI Display Interface:
• HDMI 2.0a supporting one display: resolution up to 4096 x 2160 at 60 Hz, support
HDCP 2.2 and HDCP 1.4
1
• 20+ Audio interfaces 32-bit @ 384 kHz fs, with Time Division Multiplexing (TDM)
support
• S/PDIF input and output
• Audio Return Channel (ARC) on HDMI
• Upscale HD graphics to 4K for display
• Downscale 4K video to HD for display
• Display Port
• Embedded Display Port
MIPI-DSI Display Interface:
• MIPI-DSI 4 channels supporting one display, resolution up to 1920 x 1080 at 60 Hz
• LCDIF display controller
• Output can be LCDIF output or DC display controller output
Audio:
• S/PDIF input and output
• Five synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and
codec/DSP interfaces, including one SAI with 16 Tx and 16 Rx channels, one SAI
with 8 Tx and 8 Rx channels, and three SAI with 2 Tx and 2 Rx channels
• One SAI for 8 Tx channels for HDMI output audio
• One S/PDIF input for HDMI ARC input
Camera inputs:
• Two MIPI-CSI2 camera inputs (4-lane each)
Security Resource Domain Controller (RDC) supports four domains and up to eight regions
Arm TrustZone (TZ) architecture
On-chip RAM (OCRAM) secure region protection using OCRAM controller
High Assurance Boot (HAB)
Cryptographic acceleration and assurance (CAAM) module
Secure non-volatile storage (SNVS): Secure real-time clock (RTC)
Secure JTAG controller (SJC)
Table 1. Features (continued)
Subsystem Feature

i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Consumer Products, Rev. 0, 01/2018
4 NXP Semiconductors
i.MX 8M Dual / 8M QuadLite / 8M Quad introduction
NOTE
The actual feature set depends on the part numbers as described in Table 2.
Functions such as display and camera interfaces, and connectivity
interfaces, may not be enabled for specific part numbers.
System debug Arm CoreSight debug and trace architecture
TPIU to support off-chip real-time trace
ETF with 4 KB internal storage to provide trace buffering
Unified trace capability for Quad Cortex-A53 and Cortex-M4 CPUs
Cross Triggering Interface (CTI)
Support for 5-pin (JTAG) debug interface
1
Please contact the NXP sales and marketing team for order details on HDCP enable parts.
Table 1. Features (continued)
Subsystem Feature

i.MX 8M Dual / 8M QuadLite / 8M Quad introduction
i.MX 8M Dual / 8M QuadLite / 8M Quad Applications Processors Data Sheet for Consumer Products, Rev. 0, 01/2018
NXP Semiconductors 5
1.1 Block diagram
Figure 1 shows the functional modules in the i.MX 8M Dual / 8M QuadLite / 8M Quad processor system.
Figure 1. i.MX 8M Dual / 8M QuadLite / 8M Quad system block diagram
^LJƐƚĞŵŽŶƚƌŽů
^ŵĂƌƚDdžϮ
dĞŵƉĞƌĂƚƵƌĞ^ĞŶƐŽƌ
dŝŵĞƌdžϯ
^ĞĐƵƌĞ:d'
tĂƚĐŚĚŽŐdžϯ
>ŽǁWŽǁĞƌ^ĞĐƵƌŝƚLJWh
ŽŶŶĞĐƚŝǀŝƚLJĂŶĚ/K
ϭ'ƚŚĞƌŶĞƚ
;/ϭϱϴϴĂŶĚsͿ
WtDdžϰ
DƵůƚŝŵĞĚŝĂ
h^ϯϬϮϬKd'džϮ
^W/&ZdžĂŶĚddž
D/W/^/ŝƐƉůĂLJdžϭ
,D/ϮϬĂŽƵƚƉƵƚ
džƚĞƌŶĂůDĞŵŽƌLJ
^ĞĐƵƌŝƚLJ
dƌƵƐƚŽŶĞ
ZDŝƉŚĞƌƐ
^ĞĐƵƌĞůŽĐŬ
Ğ&ƵƐĞ<ĞLJ^ƚŽƌĂŐĞ
ZĂŶĚŽŵEƵŵďĞƌ
ϯϮ<^ĞĐƵƌĞZD
DĂŝŶWhWůĂƚĨŽƌŵ
YƵĂĚŽƌƚĞdžͲϱϯ
ϯϮ</ͲĐĂĐŚĞ ϯϮ<ͲĐĂĐŚĞ
EKE
&Wh
ϭD>ϮĂĐŚĞ
ŽƌƚĞdžͲDϰ
ϭϲ</ͲĐĂĐŚĞ
ϭϲ<ͲĐĂĐŚĞ
Ϯϱϲ<dD
ϯ'ƌĂƉŚŝĐƐϰ^ŚĂĚĞƌ
KƉĞŶ'>^ϯϭ>ϭϮsƵůŬĂŶ
ϰ<ƉϲϬ,s,Ϯϲϱ
ϰ<ƉϯϬ,ϮϲϰĞĐŽĚĞƌĂŶĚsWϵ
ϭϬϴϬƉϲϬDW'ͲϮDW'ͲϰƉϮ
sͲϭsWϴZsϵs^
D:W',ϮϲϯĞĐŽĚĞƌ
ϰ<ƉϲϬŝƐƉůĂLJ
>WZϰͲϯϮϬϬ
ϮdžĞDDϱ^ϯ
EEd>;,ϲϮͿ
YƵĂĚ^W/;y/WͿ
dĞŵƉDŽŶŝƚŽƌ
/Ϯ^^/džϲ
W/ĞϮϬdžϮ;ϭͲůĂŶĞĞĂĐŚͿ
hZddžϰϱDďƉƐ
/Ϯdžϰ^W/džϯ
,WϮϮ
D/W/^/ϮĂƉƚƵƌĞdžϮ
ϰ<ƉϲϬsWϵ
ZϰͲϮϰϬϬ
Zϯ>ͲϭϲϬϬ
剩余95页未读,继续阅读











liangjinglei
- 粉丝: 0
- 资源: 3
上传资源 快速赚钱
我的内容管理 收起
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助

会员权益专享
最新资源
- ARM Cortex-A(armV7)编程手册V4.0.pdf
- ABB机器人保养总结解析.ppt
- 【超详细图解】菜鸡如何理解双向链表的python代码实现
- 常用网络命令的使用 ipconfig ping ARP FTP Netstat Route Tftp Tracert Telnet nslookup
- 基于单片机控制的DC-DC变换电路
- RS-232接口电路的ESD保护.pdf
- linux下用time(NULL)函数和localtime()获取当前时间的方法
- Openstack用户使用手册.docx
- KUKA KR 30 hA,KR 60 hA机器人产品手册.pdf
- Java programming with JNI
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈



安全验证
文档复制为VIP权益,开通VIP直接复制

评论0