TI TVP5150A 视频解码器：超低功耗，多功能转换

需积分: 3 107 浏览量更新于2024-07-31 收藏 370KB PDF 举报

"tvp5150a 数据表" TVP5150A是一款高性能的视频解码器，特别适合需要同步检测器功能的系统。这款设备以其超低功耗和多格式转换能力而备受青睐。从描述中我们可以看出，TVP5150A设计用于处理各种视频信号格式，提供了丰富的功能集，使其在视频处理领域具有广泛的应用。在数据手册（SLES098）中，通常会包含以下关键信息： 1. **产品规格**：TVP5150A的详细技术参数，包括输入/输出接口、分辨率、帧率、色彩空间支持等。这将帮助设计工程师了解该器件能否满足他们的系统需求。 2. **功能特性**：除了同步检测器，可能还包括数字梳状滤波器、色彩解码、同步分离、时钟恢复、信号增强等特性。这些特性确保了高质量的视频输出。 3. **电源管理**：由于提到超低功耗，数据手册会列出工作电压、电流消耗以及不同工作模式下的功耗，这对于电池供电或能源敏感的应用至关重要。 4. **接口兼容性**：TVP5150A可能支持多种视频输入接口，如模拟复合视频、S-video、分量视频等，同时也可能提供数字I/O，如并行或串行数字接口，以适应不同的系统集成需求。 5. **应用示例**：手册可能会包含典型应用电路图和系统配置，为设计者提供实现建议。 6. **封装和物理尺寸**：设备的封装类型和尺寸信息，对于布局和PCB设计是必要的。 7. **测试条件和性能指标**：详细说明了在什么条件下测试了哪些参数，以及达到的性能标准。 8. **使用注意事项**：TI在数据手册中通常会强调，客户应自行负责应用协助和产品设计，因为公司不承担这方面的责任。这提示用户在使用前需仔细阅读手册，并确保理解所有操作指南和警告。 9. **销售条款**：TI的产品销售受其销售确认时提供的条款和条件约束，可能会根据市场需求随时调整产品或服务，因此在下单前获取最新信息是非常重要的。 10. **保修政策**：TI保证其硬件产品符合销售时适用的规格，并提供标准保修。然而，除非政府法规要求，所有产品的所有参数并不一定都经过测试。 TVP5150A是一款强大的视频解码解决方案，适用于需要高效能、低功耗视频处理的多种应用场景，例如监控系统、视频播放设备、媒体中心等。设计师在使用此芯片时，必须依据数据手册中的详细信息进行系统设计和验证，以确保最佳性能和兼容性。

2−1

2 Functional Description

2.1 Analog Front End

The TVP5150A decoder has an analog input channel that accepts two video inputs, which are ac-coupled. The

decoder supports a maximum input voltage range of 0.75 V; therefore, an attenuation of one-half is needed for most

input signals with a peak-to-peak variation of 1.5 V. The maximum parallel termination before the input to the device

is 75 Ω. Please refer to the applications diagram in Figure 5−1 for the recommended configuration. The two analog

input ports can be connected as follows:

• Two selectable composite video inputs or

• One S-video input

An internal clamping circuit restores the ac-coupled video signal to a fixed dc level.

The programmable gain amplifier (PGA) and the AGC circuit work together to make sure that the input signal is

amplified sufficiently to ensure the proper input range for the ADC.

The ADC has 9 bits of resolution and runs at a maximum speed of 27 MHz. The clock input for the ADC comes from

the PLL.

2.2 Composite Processing Block Diagram

The composite processing block processes NTSC/PAL/SECAM signals into the YCbCr color space. Figure 2−1

explains the basic architecture of this processing block.

Figure 2−1 illustrates the luminance/chrominance (Y/C) separation process in the TVP5150A decoder. The

composite video is multiplied by subcarrier signals in the quadrature modulator to generate the color difference

signals Cb and Cr. Cb and Cr are then low-pass (LP) filtered to achieve the desired bandwidth and to reduce crosstalk.

An adaptive 4-line comb filter separates CbCr from Y. Chroma is remodulated through another quadrature modulator

and subtracted from the line-delayed composite video to generate luma. Contrast, brightness, hue, saturation, and

sharpness (using the peaking filter) are programmable via I

The Y/C separation is bypassed for S-video input. For S-video, the remodulation path is disabled.

2.3 Adaptive Comb Filtering

The 4-line comb filter can be selectively bypassed in the luma or chroma path. If the comb filter is bypassed in the

luma path, then chroma notch filters are used. TI’s patented adaptive 4-line comb filter algorithm reduces artifacts

such as hanging dots at color boundaries and detects and properly handles false colors in high frequency luminance

images such as a multiburst pattern or circle pattern.

2.4 Color Low-Pass Filter

In some applications, it is desirable to limit the Cb/Cr bandwidth to avoid crosstalk. This is especially true in case of

video signals that have asymmetrical Cb/Cr sidebands. The color LP filters provided limit the bandwidth of the Cb/Cr

signals.

Color LP filters are needed when the comb filtering turns off, due to extreme color transitions in the input image.

Please refer to Section 2.20.25, Chrominance Control #2 Register, for the response of these filters. The filters have

three options that allow three different frequency responses based on the color frequency characteristics of the input

video.

2−4

At powerup the host interface is required to program the VDP-configuration RAM (VDP-CRAM) contents with the

lookup table (see Section 2.20.58). This is done through port address C3h. Each read from or write to this address

will auto increment an internal counter to the next RAM location. To access the VDP-CRAM, the line mode registers

(D0h−FCh) must be programmed with FFh to avoid a conflict with the internal microprocessor and the VDP in both

writing and reading. Full field mode must also be disabled.

Available VBI lines are from line 6 to line 27 of both field 1 and field 2. Each line can be any VBI mode.

Output data is available either through the VBI-FIFO (B0h) or through dedicated registers at 90h−AFh, both of which

are available through the I

C port.

2.9 VBI FIFO and Ancillary Data in Video Stream

Sliced VBI data can be output as ancillary data in the video stream in the ITU-R BT.656 mode. VBI data is output during

the horizontal blanking period following the line from which the data was retrieved. Table 2−2 shows the header format

and sequence of the ancillary data inserted into the video stream. This format is also used to store any VBI data into

the FIFO. The size of FIFO is 512 bytes. Therefore, the FIFO can store up to 11 lines of teletext data with the NTSC

NABTS standard.

Table 2−2. Ancillary Data Format and Sequence

BYTE

NO.

(MSB)

D6 D5 D4 D3 D2 D1 D0

(LSB)

DESCRIPTION

0 0 0 0 0 0 0 0 0

Ancillary data preamble

1 1 1 1 1 1 1 1 1

Ancillary data preamble

2 1 1 1 1 1 1 1 1

3 NEP EP 0 1 0 DID2 DID1 DID0 Data ID (DID)

4 NEP EP F5 F4 F3 F2 F1 F0 Secondary data ID (SDID)

5 NEP EP N5 N4 N3 N2 N1 N0 Number of 32 bit data (NN)

6 Video line # [7:0] Internal data ID0 (IDID0)

7 0 0 0 Data

error

Match

Video line # [9:8] Internal data ID1 (IDID1)

8 1. Data Data byte

word

9 2. Data Data byte

1 word

10 3. Data Data byte

11 4. Data Data byte

: : :

m−1. Data Data byte

word

m. Data Data byte

N word

NEP EP CS[5:0] Check sum

4(N+2)−1 1 0 0 0 0 0 0 0 Fill byte

EP: Even parity for D0−D5 NEP: Negated even parity

DID: 91h: Sliced data of VBI lines of first field

53h: Sliced data of line 24 to end of first field

55h: Sliced data of VBI lines of second field

97h: Sliced data of line 24 to end of second field

SDID: This field holds the data format taken from the line mode register of the corresponding line.

NN: Number of Dwords beginning with byte 8 through 4(N+2). This value is the number of Dwords where

each Dword is 4 bytes.

IDID0: Transaction video line number [7:0]

剩余78页未读，继续阅读

sdkuiwei

粉丝: 3
资源: 1

TI TVP5150A 视频解码器：超低功耗，多功能转换

TVP5150_datasheet

关于TVP5150AM1视频采集模块设计

tvp5150 verilog

tvp5150 程序

TVP-VAR模型代码

如何用具体数据进行tvp-var模型操作

tvp-var模型代码

tvp-var模型stata代码

tvp-var模型代码matlab

tvpvar模型代码matlab

最新资源

tvp5150　verilog