没有合适的资源?快使用搜索试试~ 我知道了~
首页Apollo3蓝光Plus MCU数据手册:超低功耗解决方案
"Apollo3BluePlusMCUDatasheet.pdf - Apollo3 Blue Plus MCU的手册,包含了阿波罗3系列超低功耗微控制器的详细技术规格和功能介绍"
Apollo3 Blue Plus是Ambiq Micro公司推出的一款超低功耗微控制器(MCU),其设计主要面向需要高效能与低能耗的应用场景。这款MCU属于Apollo3系列,专为蓝牙低功耗(BTLE)通信优化,并在安全、电源管理以及外围设备支持方面有着出色的表现。
1. **BTLE5控制器**: 内置的BTLE5控制器支持最新的蓝牙5.0标准,提供更远的传输距离和更高的数据传输速率,适用于物联网(IoT)设备和无线连接应用。
2. **无线射频(Radio)**: Apollo3 Blue Plus包含一个集成的BTLERadio,确保了无线通信的稳定性和效率。
3. **安全性**: 设计有安全特性,如电压监控,帮助保护系统免受电源波动的影响,同时可能还支持加密和安全启动等功能,增强了设备的安全性。
4. **GPIO接口**: 提供50通道的通用输入/输出,以及额外的70通道GPIO,能够灵活地连接各种外部设备。
5. **存储器**: 内置2MB闪存和768KB的RAM,满足大型应用程序和数据存储需求。
6. **DMA(直接内存访问)**: 支持多个DMA,可以提高数据传输速度,减轻CPU的负担。
7. **串行通信**: 支持多达6个I2C/SPI主设备和1个I2C/SPI从设备,以及2个UART,便于与其他设备进行通信。
8. **电源管理**: 包含电源监控、brown-out检测器、电源-on重置等,确保系统在不同电源条件下的稳定运行。
9. **Cortex-M4处理器**: 内置带浮点单元(FPU)的Cortex-M4 MCU,最高可运行在96MHz,提供强大的计算能力。
10. **时钟系统**: 提供LFRC(低频RC振荡器)、HFRC(高频RC振荡器)以及晶体振荡器,以适应不同精度和功耗要求的时钟源。
11. **SPI接口**: 双/四路SPI接口,可连接更多的SPI设备。
12. **ADC(模数转换器)**: 集成了15通道、14位、1.2MS/s的ADC,用于采集模拟信号,适合传感器应用。
13. **传感器外围设备**: 包括低泄漏比较器、温度传感器以及复杂模式发生器,可实现对环境和设备状态的精确监测。
14. **编程控制器**: 提供可编程控制器,允许用户根据需求自定义硬件行为。
Apollo3 Blue Plus MCU以其低功耗、高性能和丰富的外围接口,为各种IoT、穿戴设备、健康监测等应用提供了理想的解决方案。这款微控制器的设计充分考虑了实际应用的需求,旨在在有限的功率预算下提供最优的性能。
Apollo3 Blue Plus MCU Datasheet
Ultra-Low Power Apollo MCU Family
DS-A3P-0p7p0 Page 16 of 1025 2021 Ambiq Micro, Inc.
All rights reserved.
Table 45: STIM6 Register .....................................................................................................114
Table 46: STIM6 Register Bits..............................................................................................114
Table 47: STIM7 Register .....................................................................................................114
Table 48: STIM7 Register Bits..............................................................................................114
Table 49: STIM8 Register .....................................................................................................115
Table 50: STIM8 Register Bits..............................................................................................115
Table 51: STIM9 Register .....................................................................................................115
Table 52: STIM9 Register Bits..............................................................................................115
Table 53: STIM10 Register ...................................................................................................116
Table 54: STIM10 Register Bits............................................................................................116
Table 55: STIM11 Register ...................................................................................................116
Table 56: STIM11 Register Bits............................................................................................116
Table 57: STIM12 Register ...................................................................................................117
Table 58: STIM12 Register Bits............................................................................................117
Table 59: STIM13 Register ...................................................................................................117
Table 60: STIM13 Register Bits............................................................................................117
Table 61: STIM14 Register ...................................................................................................118
Table 62: STIM14 Register Bits............................................................................................118
Table 63: STIM15 Register ...................................................................................................118
Table 64: STIM15 Register Bits............................................................................................118
Table 65: STIM16 Register ...................................................................................................119
Table 66: STIM16 Register Bits............................................................................................119
Table 67: STIM17 Register ...................................................................................................119
Table 68: STIM17 Register Bits............................................................................................119
Table 69: STIM18 Register ...................................................................................................120
Table 70: STIM18 Register Bits............................................................................................120
Table 71: STIM19 Register ...................................................................................................120
Table 72: STIM19 Register Bits............................................................................................120
Table 73: STIM20 Register ...................................................................................................121
Table 74: STIM20 Register Bits............................................................................................121
Table 75: STIM21 Register ...................................................................................................121
Table 76: STIM21 Register Bits............................................................................................121
Table 77: STIM22 Register ...................................................................................................122
Table 78: STIM22 Register Bits............................................................................................122
Table 79: STIM23 Register ...................................................................................................122
Table 80: STIM23 Register Bits............................................................................................122
Table 81: STIM24 Register ...................................................................................................123
Table 82: STIM24 Register Bits............................................................................................123
Table 83: STIM25 Register ...................................................................................................123
Table 84: STIM25 Register Bits............................................................................................123
Table 85: STIM26 Register ...................................................................................................124
Table 86: STIM26 Register Bits............................................................................................124
Table 87: STIM27 Register ...................................................................................................124
Table 88: STIM27 Register Bits............................................................................................124
Table 89: STIM28 Register ...................................................................................................125
Table 90: STIM28 Register Bits............................................................................................125
Apollo3 Blue Plus MCU Datasheet
Ultra-Low Power Apollo MCU Family
DS-A3P-0p7p0 Page 17 of 1025 2021 Ambiq Micro, Inc.
All rights reserved.
Table 91: STIM29 Register ...................................................................................................125
Table 92: STIM29 Register Bits............................................................................................125
Table 93: STIM30 Register ...................................................................................................126
Table 94: STIM30 Register Bits............................................................................................126
Table 95: STIM31 Register ...................................................................................................126
Table 96: STIM31 Register Bits............................................................................................126
Table 97: TER Register .........................................................................................................127
Table 98: TER Register Bits..................................................................................................127
Table 99: TPR Register..........................................................................................................127
Table 100: TPR Register Bits ................................................................................................127
Table 101: TCR Register .......................................................................................................128
Table 102: TCR Register Bits................................................................................................128
Table 103: LOCKAREG Register .........................................................................................129
Table 104: LOCKAREG Register Bits..................................................................................129
Table 105: LOCKSREG Register..........................................................................................129
Table 106: LOCKSREG Register Bits ..................................................................................129
Table 107: PID4 Register ......................................................................................................130
Table 108: PID4 Register Bits ...............................................................................................130
Table 109: PID5 Register ......................................................................................................130
Table 110: PID5 Register Bits ...............................................................................................131
Table 111: PID6 Register ......................................................................................................131
Table 112: PID6 Register Bits ...............................................................................................131
Table 113: PID7 Register ......................................................................................................131
Table 114: PID7 Register Bits ...............................................................................................132
Table 115: PID0 Register ......................................................................................................132
Table 116: PID0 Register Bits ...............................................................................................132
Table 117: PID1 Register ......................................................................................................132
Table 118: PID1 Register Bits ...............................................................................................133
Table 119: PID2 Register ......................................................................................................133
Table 120: PID2 Register Bits ...............................................................................................133
Table 121: PID3 Register ......................................................................................................133
Table 122: PID3 Register Bits ...............................................................................................134
Table 123: CID0 Register ......................................................................................................134
Table 124: CID0 Register Bits...............................................................................................134
Table 125: CID1 Register ......................................................................................................134
Table 126: CID1 Register Bits...............................................................................................135
Table 127: CID2 Register ......................................................................................................135
Table 128: CID2 Register Bits...............................................................................................135
Table 129: CID3 Register ......................................................................................................135
Table 130: CID3 Register Bits...............................................................................................136
Table 131: MCUCTRL Register Map ...................................................................................138
Table 132: CHIPPN Register.................................................................................................140
Table 133: CHIPPN Register Bits .........................................................................................140
Table 134: CHIPID0 Register................................................................................................141
Table 135: CHIPID0 Register Bits ........................................................................................141
Table 136: CHIPID1 Register................................................................................................141
Apollo3 Blue Plus MCU Datasheet
Ultra-Low Power Apollo MCU Family
DS-A3P-0p7p0 Page 18 of 1025 2021 Ambiq Micro, Inc.
All rights reserved.
Table 137: CHIPID1 Register Bits ........................................................................................141
Table 138: CHIPREV Register..............................................................................................142
Table 139: CHIPREV Register Bits ......................................................................................142
Table 140: VENDORID Register ..........................................................................................142
Table 141: VENDORID Register Bits...................................................................................142
Table 142: SKU Register.......................................................................................................143
Table 143: SKU Register Bits ...............................................................................................143
Table 144: FEATUREENABLE Register .............................................................................143
Table 145: FEATUREENABLE Register Bits......................................................................144
Table 146: DEBUGGER Register .........................................................................................144
Table 147: DEBUGGER Register Bits..................................................................................145
Table 148: DMASRAMWRITEPROTECT2 Register..........................................................145
Table 149: DMASRAMWRITEPROTECT2 Register Bits ..................................................145
Table 150: ADCPWRDLY Register......................................................................................145
Table 151: ADCPWRDLY Register Bits ..............................................................................146
Table 152: ADCCAL Register ..............................................................................................146
Table 153: ADCCAL Register Bits .......................................................................................146
Table 154: ADCBATTLOAD Register.................................................................................147
Table 155: ADCBATTLOAD Register Bits .........................................................................147
Table 156: ADCTRIM Register ............................................................................................147
Table 157: ADCTRIM Register Bits .....................................................................................148
Table 158: ADCREFCOMP Register....................................................................................148
Table 159: ADCREFCOMP Register Bits ............................................................................148
Table 160: XTALCTRL Register ..........................................................................................149
Table 161: XTALCTRL Register Bits...................................................................................149
Table 162: XTALGENCTRL Register..................................................................................150
Table 163: XTALGENCTRL Register Bits ..........................................................................150
Table 164: MISCCTRL Register...........................................................................................151
Table 165: MISCCTRL Register Bits ...................................................................................151
Table 166: BOOTLOADER Register....................................................................................152
Table 167: BOOTLOADER Register Bits ............................................................................152
Table 168: SHADOWVALID Register.................................................................................153
Table 169: SHADOWVALID Register Bits .........................................................................153
Table 170: SCRATCH0 Register ..........................................................................................153
Table 171: SCRATCH0 Register Bits ...................................................................................154
Table 172: SCRATCH1 Register ..........................................................................................154
Table 173: SCRATCH1 Register Bits ...................................................................................154
Table 174: ICODEFAULTADDR Register ..........................................................................154
Table 175: ICODEFAULTADDR Register Bits ...................................................................155
Table 176: DCODEFAULTADDR Register.........................................................................155
Table 177: DCODEFAULTADDR Register Bits .................................................................155
Table 178: SYSFAULTADDR Register ...............................................................................155
Table 179: SYSFAULTADDR Register Bits........................................................................156
Table 180: FAULTSTATUS Register...................................................................................156
Table 181: FAULTSTATUS Register Bits ...........................................................................156
Table 182: FAULTCAPTUREEN Register ..........................................................................157
Apollo3 Blue Plus MCU Datasheet
Ultra-Low Power Apollo MCU Family
DS-A3P-0p7p0 Page 19 of 1025 2021 Ambiq Micro, Inc.
All rights reserved.
Table 183: FAULTCAPTUREEN Register Bits ...................................................................157
Table 184: DBGR1 Register..................................................................................................158
Table 185: DBGR1 Register Bits ..........................................................................................158
Table 186: DBGR2 Register..................................................................................................158
Table 187: DBGR2 Register Bits ..........................................................................................158
Table 188: PMUENABLE Register ......................................................................................159
Table 189: PMUENABLE Register Bits ...............................................................................159
Table 190: TPIUCTRL Register............................................................................................159
Table 191: TPIUCTRL Register Bits ....................................................................................159
Table 192: OTAPOINTER Register......................................................................................160
Table 193: OTAPOINTER Register Bits ..............................................................................160
Table 194: SRAMMODE Register........................................................................................161
Table 195: SRAMMODE Register Bits ................................................................................161
Table 196: KEXTCLKSEL Register .....................................................................................162
Table 197: KEXTCLKSEL Register Bits..............................................................................162
Table 198: SIMOBUCK1 Register........................................................................................162
Table 199: SIMOBUCK1 Register Bits ................................................................................163
Table 200: SIMOBUCK2 Register........................................................................................163
Table 201: SIMOBUCK2 Register Bits ................................................................................163
Table 202: SIMOBUCK3 Register........................................................................................165
Table 203: SIMOBUCK3 Register Bits ................................................................................165
Table 204: SIMOBUCK4 Register........................................................................................166
Table 205: SIMOBUCK4 Register Bits ................................................................................166
Table 206: BLEBUCK1 Register ..........................................................................................167
Table 207: BLEBUCK1 Register Bits...................................................................................168
Table 208: BLEBUCK2 Register ..........................................................................................168
Table 209: BLEBUCK2 Register Bits...................................................................................169
Table 210: FLASHWPROT0 Register ..................................................................................169
Table 211: FLASHWPROT0 Register Bits...........................................................................169
Table 212: FLASHWPROT1 Register ..................................................................................170
Table 213: FLASHWPROT1 Register Bits...........................................................................170
Table 214: FLASHWPROT2 Register ..................................................................................170
Table 215: FLASHWPROT2 Register Bits...........................................................................170
Table 216: FLASHWPROT3 Register ..................................................................................171
Table 217: FLASHWPROT3 Register Bits...........................................................................171
Table 218: FLASHRPROT0 Register ...................................................................................171
Table 219: FLASHRPROT0 Register Bits............................................................................171
Table 220: FLASHRPROT1 Register ...................................................................................172
Table 221: FLASHRPROT1 Register Bits............................................................................172
Table 222: FLASHRPROT2 Register ...................................................................................172
Table 223: FLASHRPROT2 Register Bits............................................................................172
Table 224: FLASHRPROT3 Register ...................................................................................173
Table 225: FLASHRPROT3 Register Bits............................................................................173
Table 226: DMASRAMWRITEPROTECT0 Register..........................................................173
Table 227: DMASRAMWRITEPROTECT0 Register Bits ..................................................173
Table 228: DMASRAMWRITEPROTECT1 Register..........................................................174
Apollo3 Blue Plus MCU Datasheet
Ultra-Low Power Apollo MCU Family
DS-A3P-0p7p0 Page 20 of 1025 2021 Ambiq Micro, Inc.
All rights reserved.
Table 229: DMASRAMWRITEPROTECT1 Register Bits ..................................................174
Table 230: DMASRAMREADPROTECT0 Register............................................................174
Table 231: DMASRAMREADPROTECT0 Register Bits ....................................................174
Table 232: DMASRAMREADPROTECT1 Register............................................................175
Table 233: DMASRAMREADPROTECT1 Register Bits ....................................................175
Table 234: DMASRAMREADPROTECT2 Register............................................................175
Table 235: DMASRAMREADPROTECT2 Register Bits ....................................................175
Table 236: CACHECTRL Register Map...............................................................................180
Table 237: CACHECFG Register..........................................................................................181
Table 238: CACHECFG Register Bits ..................................................................................181
Table 239: CTRL Register.....................................................................................................182
Table 240: CTRL Register Bits .............................................................................................182
Table 241: NCR0START Register ........................................................................................184
Table 242: NCR0START Register Bits.................................................................................184
Table 243: NCR0END Register ............................................................................................185
Table 244: NCR0END Register Bits .....................................................................................185
Table 245: NCR1START Register ........................................................................................185
Table 246: NCR1START Register Bits.................................................................................185
Table 247: NCR1END Register ............................................................................................186
Table 248: NCR1END Register Bits .....................................................................................186
Table 249: DMON0 Register.................................................................................................186
Table 250: DMON0 Register Bits .........................................................................................186
Table 251: DMON1 Register.................................................................................................187
Table 252: DMON1 Register Bits .........................................................................................187
Table 253: DMON2 Register.................................................................................................187
Table 254: DMON2 Register Bits .........................................................................................187
Table 255: DMON3 Register.................................................................................................188
Table 256: DMON3 Register Bits .........................................................................................188
Table 257: IMON0 Register ..................................................................................................188
Table 258: IMON0 Register Bits...........................................................................................188
Table 259: IMON1 Register ..................................................................................................189
Table 260: IMON1 Register Bits...........................................................................................189
Table 261: IMON2 Register ..................................................................................................189
Table 262: IMON2 Register Bits...........................................................................................189
Table 263: IMON3 Register ..................................................................................................190
Table 264: IMON3 Register Bits...........................................................................................190
Table 265: FLASH0CFG Register ........................................................................................190
Table 266: FLASH0CFG Register Bits .................................................................................190
Table 267: FLASH1CFG Register ........................................................................................191
Table 268: FLASH1CFG Register Bits .................................................................................191
Table 269: FLASH2CFG Register ........................................................................................192
Table 270: FLASH2CFG Register Bits .................................................................................192
Table 271: FLASH3CFG Register ........................................................................................193
Table 272: FLASH3CFG Register Bits .................................................................................193
Table 273: BLEIF Register Map ...........................................................................................207
Table 274: FIFO Register ......................................................................................................209
剩余1024页未读,继续阅读
2020-04-18 上传
2020-04-18 上传
2017-02-20 上传
2021-05-31 上传
2021-06-07 上传
2021-07-30 上传
2020-03-14 上传
2020-04-18 上传
2024-01-29 上传
spinor4d
- 粉丝: 10
- 资源: 14
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- IOS应用源码Demo-类似于安卓的可以添加或删除主界面的效果demo-毕设学习.zip
- Advanced_Descriptors-2.2.4-cp36-cp36m-win32.whl.zip
- 蓝色医疗商务名片设计矢量
- SyncMove-开源
- 索尼相机用假电池PCB
- coscup-bidder:COSCUP 2015招标助理
- 基于安卓的新冠肺炎信息上报系统源码.zip
- jquery京东商城首页焦点图
- AppDelegateNotification:IOS7,8 支持通知类
- 行业资料-电子功用-具有导电缓冲管的混合电力和光纤电缆的说明分析.rar
- IOS应用源码Demo-设置面板demo(包含多种控制类型)-毕设学习.zip
- qt uvccamera linux下打开uvc摄像头
- 基于安卓的独居老人服务记录系统的设计源码.zip
- php-murmurhash:用于PHP扩展的MurmurHash函数
- 时尚客厅设计矢量素材
- PHP实例开发源码-宗师堂自媒体交易系统 PHP版.zip
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功