STM32F105/107: 32位ARM Cortex-M3微控制器，集成多种接口

需积分: 5 90 浏览量更新于2024-07-09 收藏 1.14MB PDF 举报

STM32F105xx和STM32F107xx是基于ARM架构的32位微控制器系列，专为连接性、高性能和多功能应用设计。该系列器件发布于2009年9月，文档版本为Rev4，提供64至256KB的闪存存储空间，以及最高可达64KB的一般用途静态随机存取存储器(SRAM)。这些处理器的核心是Cortex-M3架构，最高工作频率可达72MHz，具备1.25 DMIPS/MHz的性能，即使在等待状态访问内存时也能保持高效。处理器支持单周期乘法和硬件除法运算，这对于需要高精度计算的应用非常实用。在内存管理方面，它包括多种选项，如工厂预校准的8MHz晶振、内部40kHz RC振荡器以及可校准的32kHz时钟，用于实时时钟(RTC)功能。在低功耗模式方面，STM32F105xx和STM32F107xx提供了Sleep、Stop和Standby等节能模式，同时配备了一个VBAT备用电源，确保RTC和备份寄存器在电池供电时也能正常运行。这两款芯片还集成了一组高级特性： 1. 数字模拟转换器 (DAC)：具有2个12位D/A转换器，可以实现高精度模拟信号输出。 2. 模数转换器 (ADC)：内置2个12位A/D转换器，每个有16个通道，采样精度高达1us，范围覆盖0到3.6V，并且支持采样保持功能，适用于需要快速精确测量的应用，还内置温度传感器。 3. 直接内存访问 (DMA)：12通道DMA控制器支持对多个外围设备的高速数据传输，如定时器、ADC、DAC、I2S串行接口和SPI等，提高了数据处理效率。此外，该系列微控制器还具备USB OTG (全双工主机和设备模式) 和以太网功能，为设备间的通信和网络连接提供了强大支持，同时还整合了10个定时器和2个CAN总线接口，满足了多任务处理和工业级通信的需求。总体来说，STM32F105xx和STM32F107xx凭借其丰富的特性集，适用于物联网(IoT)、嵌入式控制、消费电子和工业自动化等多种应用场景。

Description STM32F105xx, STM32F107xx

16/95 Doc ID 15274 Rev 4

● Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal

voltage regulator is switched off so that the entire 1.8 V domain is powered off. The

PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering

Standby mode, SRAM and register contents are lost except for registers in the Backup

domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a

rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop

or Standby mode.

2.3.13 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for

DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-

peripheral transfers. The two DMA controllers support circular buffer management,

removing the need for user code intervention when the controller reaches the end of the

buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software

trigger on each channel. Configuration is made by software and transfer sizes between

source and destination are independent.

The DMA can be used with the main peripherals: SPI, I

C, USART, general-purpose, basic

and advanced control timers TIMx, DAC, I

S and ADC.

In the STM32F107xx, there is a DMA controller dedicated for use with the Ethernet (see

Section 2.3.20: Ethernet MAC interface with dedicated DMA and IEEE 1588 support for

more information).

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on

supply when present or through the V

BAT

pin. The backup registers are forty-two 16-bit

registers used to store 84 bytes of user application data when V

power is not present.

They are not reset by a system or power reset, and they are not reset when the device

wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with

suitable software to provide a clock calendar function, and provides an alarm interrupt and a

periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the

internal low power RC oscillator or the high-speed external clock divided by 128. The

internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using

an external 512 Hz output to compensate for any natural quartz deviation. The RTC features

a 32-bit programmable counter for long term measurement using the Compare register to

generate an alarm. A 20-bit prescaler is used for the time base clock and is by default

configured to generate a time base of 1 second from a clock at 32.768 kHz.

For more information, please refer to AN2604: “

STM32F101xx and STM32F103xx RTC

calibration

”, available from www.st.com.

STM32F105xx, STM32F107xx Description

Doc ID 15274 Rev 4 17/95

2.3.15 Timers and watchdogs

The STM32F105xx and STM32F107xx devices include an advanced-control timer, four

general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

Tabl e 4 compares the features of the general-purpose and basic timers.

Advanced-control timer (TIM1)

The advanced control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6

channels. It has complementary PWM outputs with programmable inserted dead-times. It

can also be seen as a complete general-purpose timer. The 4 independent channels can be

used for:

● Input capture

● Output compare

● PWM generation (edge or center-aligned modes)

● One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If

configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard TIM timers which have the same

architecture. The advanced control timer can therefore work together with the TIM timers via

the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to 4 synchronizable standard timers (TIM2, TIM3, TIM4 and TIM5) embedded

in the STM32F105xx and STM32F107xx connectivity line devices. These timers are based

on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent

channels each for input capture/output compare, PWM or one pulse mode output. This

gives up to 16 input captures / output compares / PWMs on the largest packages. They can

work together with the Advanced Control timer via the Timer Link feature for synchronization

or event chaining.

The counter can be frozen in debug mode.

Table 4. Timer feature comparison

Timer

Counter

resolution

Counter

type

Prescaler

factor

DMA request

generation

Capture/compare

channels

Complementary

outputs

TIM1 16-bit

Up,

down,

up/down

Any integer

between 1

and 65536

Ye s 4 Ye s

TIMx

(TIM2,

TIM3,

TIM4,

TIM5)

16-bit

Up,

down,

up/down

Any integer

between 1

and 65536

Ye s 4 N o

TIM6,

TIM7

16-bit Up

Any integer

between 1

and 65536

Ye s 0 N o

Description STM32F105xx, STM32F107xx

18/95 Doc ID 15274 Rev 4

Any of the standard timers can be used to generate PWM outputs. Each of the timers has

independent DMA request generations.

Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a

generic 16-bit time base.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is

clocked from an independent 40 kHz internal RC and as it operates independently from the

main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog

to reset the device when a problem occurs, or as a free running timer for application timeout

management. It is hardware or software configurable through the option bytes. The counter

can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It

can be used as a watchdog to reset the device when a problem occurs. It is clocked from the

main clock. It has an early warning interrupt capability and the counter can be frozen in

debug mode.

SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard

down counter. It features:

● A 24-bit down counter

● Autoreload capability

● Maskable system interrupt generation when the counter reaches 0.

● Programmable clock source

2.3.16 I²C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support

standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A

hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

2.3.17 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F105xx and STM32F107xx connectivity line embeds three universal

synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and

two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support,

multiprocessor communication mode, single-wire half-duplex communication mode and

have LIN Master/Slave capability.

The USART1 interface is able to communicate at speeds of up to 4.5 Mbit/s. The other

available interfaces communicate at up to 2.25 Mbit/s.

STM32F105xx, STM32F107xx Description

Doc ID 15274 Rev 4 19/95

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS

signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All

interfaces can be served by the DMA controller except for UART5.

2.3.18 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in

full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode

frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC

generation/verification supports basic SD Card/MMC/SDHC

(a)

modes.

All SPIs can be served by the DMA controller.

2.3.19 Inter-integrated sound (I

Two standard I

S interfaces (multiplexed with SPI2 and SPI3) are available, that can be

operated in master or slave mode. These interfaces can be configured to operate with 16/32

bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to

96 kHz are supported. When either or both of the I

S interfaces is/are configured in master

mode, the master clock can be output to the external DAC/CODEC at 256 times the

sampling frequency with less than 0.5% accuracy error owing to the advanced clock

controller (see Section 2.3.7: Clocks and startup).

Please refer to the “Audio frequency precision” tables provided in the “Serial peripheral

interface (SPI)” section of the STM32F10xxx reference manual.

2.3.20 Ethernet MAC interface with dedicated DMA and IEEE 1588 support

Peripheral not available on STM32F105xx devices.

The STM32F107xx devices provide an IEEE-802.3-2002-compliant media access controller

(MAC) for ethernet LAN communications through an industry-standard media-independent

interface (MII) or a reduced media-independent interface (RMII). The STM32F107xx

requires an external physical interface device (PHY) to connect to the physical LAN bus

(twisted-pair, fiber, etc.). the PHY is connected to the STM32F107xx MII port using as many

as 17 signals (MII) or 9 signals (RMII) and can be clocked using the 25 MHz (MII) or 50 MHz

(RMII) output from the STM32F107xx.

The STM32F107xx includes the following features:

● Supports 10 and 100 Mbit/s rates

● Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM

and the descriptors (see the STM32F105xx/STM32F107xx reference manual for

details)

● Tagged MAC frame support (VLAN support)

● Half-duplex (CSMA/CD) and full-duplex operation

● MAC control sublayer (control frames) support

a. SDHC = Secure digital high capacity.

剩余94页未读，继续阅读

菜鸟大帝

粉丝: 6
资源: 160

STM32F105/107: 32位ARM Cortex-M3微控制器，集成多种接口

STM32F10x官方Datasheet

stm32f105 CAN通讯.rar_CAN stm32f105_STM32F105 CAN_STM32F105 CAN T

STM32F105-107xx_STM32F105_zip_stm32f105-107xx.PDF_

STM32F105xx、STM32F107xx中文数据手册.zip_STM32F105_STM32F107_stm32f105中

2.STM32F105_串口USART1.rar_32105.com_STM32F105_STM32F105 串口_stm32f

7.STM32F105_CAN双机通信.rar_STM32F105 dual can_STM32F105 通信_STM32F10

STM32F105XX中文数据手册.zip_STM32F105_STM32F10xx_arm_stm32系列_中文规格书

STM32F105_CAN_UART.rar

2.STM32F105_RS485双机通信.rar

1.STM32F105_CAN双机通信.rar

最新资源