全志F1C600s用户手册修订版（无水印）

5星 · 超过95%的资源需积分: 50 5 浏览量更新于2024-07-15 2 收藏 11.26MB PDF 举报

全志F1C600s用户手册(无水印版)是一份由Allwinner Technology Co., Ltd.于2015年11月10日发布的文档，版本为1.0。该手册旨在提供F1C600芯片的相关技术细节，它兼容F1C100S平台，是该芯片设计者对用户进行操作、配置和维护的重要参考资料。首先，手册的版权信息明确指出，未经Allwinner的书面许可，不得复制或部分复制这份文档，且必须给予Allwinner技术有限公司应有的版权认可。这表明用户在使用过程中必须尊重知识产权，遵守版权法律。手册的声明强调了其原创性和专属性，提醒读者，文档中的所有信息、电路设计和规格可能会随时根据Allwinner的决定进行更新，但事先没有通知的义务。这意味着用户在依赖其内容时应保持警惕，可能需要持续关注官方发布的新版本以获取最新的技术参数。此外，Allwinner不承担因用户使用手册而导致的任何责任，包括但不限于侵犯第三方专利权或版权问题。这说明在实施手册中提供的解决方案或产品时，用户需要自行确保合法性，可能需要取得第三方的必要许可。手册特别指出，它并不提供任何形式的保证，包括适配特定应用的性能保证。用户在使用F1C600s芯片时，可能需要自行评估其适用性，并可能需要额外的第三方许可来避免潜在的法律风险。最后，手册明确指出，用户在实施解决方案或产品时可能需要第三方的许可或许可协议，这表明可能存在某些技术限制或者依赖于特定软件或硬件环境的条件。因此，阅读并理解这份用户手册不仅是安装和操作F1C600s芯片的基础，也是遵循所有相关法规和最佳实践的关键。全志F1C600s用户手册提供了全面的技术支持，但使用者在实际操作中仍需谨慎，确保遵循所有相关的法律要求和制造商的建议，以确保项目的顺利进行。

Revision History

4.2.5. Operation Mode ...................................................................................................................................... 146

4.2.5.1. Basic principle .............................................................................................................................. 146

4.2.5.2. Single-ended mode ...................................................................................................................... 146

4.2.5.3. Differential mode ......................................................................................................................... 147

4.2.5.4. Single touch detection ................................................................................................................. 147

4.2.5.5. Dual touch detection .................................................................................................................... 148

4.2.5.6. Touch pressure measurement ...................................................................................................... 148

4.2.5.7. Pen down detection, with programmable sensitivity .................................................................. 149

4.2.5.8. Median and averaging filter ......................................................................................................... 150

4.2.6. TP Register List ........................................................................................................................................ 151

4.2.7. TP Register Description ........................................................................................................................... 151

4.2.7.1. TP Control Register 0 .................................................................................................................... 151

4.2.7.2. TP Control Register 1 .................................................................................................................... 152

4.2.7.3. TP Control Register 2 .................................................................................................................... 153

4.2.7.4. TP Control Register 3

.................................................................................................................... 154

4.2.7.5. TP Interrupt FIFO Control Register ............................................................................................... 154

4.2.7.6. TP Interrupt FIFO Status Register ................................................................................................. 155

4.2.7.7. TP Common Data Register ............................................................................................................ 156

4.2.7.8. TP Data Register ........................................................................................................................... 156

4.3. Audio Codec ....................................................................................................................................................... 157

4.3.1. Overview ................................................................................................................................................. 157

4.3.2. Feature .................................................................................................................................................... 157

4.3.3. Block diagram .......................................................................................................................................... 157

4.3.4. Signal Description .................................................................................................................................... 157

Confidential

Revision History

4.3.5. Power Description ................................................................................................................................... 158

4.3.6. Function Description ............................................................................................................................... 158

4.3.6.1. ADC ............................................................................................................................................... 158

4.3.6.2. Stereo ADC ................................................................................................................................... 158

4.3.6.3. Mixer ............................................................................................................................................ 158

4.3.6.4. Headphone Mixer ......................................................................................................................... 158

4.3.6.5. ADC Record Mixer ........................................................................................................................ 158

4.3.6.6. Analog Audio Input Path .............................................................................................................. 159

4.3.6.7. FM Input ....................................................................................................................................... 159

4.3.7. Audio Codec Register List ........................................................................................................................ 160

4.3.8. Audio Codec Register Description ........................................................................................................... 160

4.3.8.1. DAC Digital Part Control Register ................................................................................................. 160

4.3.8.2. DAC FIFO Control Register ............................................................................................................ 162

4.3.8.3. DAC FIFO Status Register .............................................................................................................. 164

4.3.8.4. DAC TX DATA Register ................................................................................................................... 164

4.3.8.5. ADC FIFO Control Register ............................................................................................................ 165

4.3.8.6. ADC FIFO Status Register .............................................................................................................. 166

4.3.8.7. ADC RX DATA Register .................................................................................................................. 167

4.3.8.8. DAC Analog & Output MIXER Control Register ............................................................................ 167

4.3.8.9. ADC Analog and Input mixer Control Register ............................................................................. 169

4.3.8.10. ADC&DAC performance tuning Register .................................................................................... 170

4.3.8.11. Bias & DA16 Calibration Control Register 0 ................................................................................ 171

4.3.8.12. Bias & DA16 Calibration Control Register 1 ................................................................................ 172

4.3.8.13. DAC TX Counter Register ............................................................................................................ 172

Confidential

Revision History

4.3.8.14. ADC RX Counter Register ............................................................................................................ 172

4.3.8.15. DAC Debug Register ................................................................................................................... 172

4.3.8.16. ADC Debug Register ................................................................................................................... 173

4.3.8.17. ADC DAP Control Register .......................................................................................................... 173

4.3.8.18. ADC DAP Left Control Register ................................................................................................... 174

4.3.8.19. ADC DAP Right Control Register ................................................................................................. 175

4.3.8.20. ADC DAP Parameter Register ..................................................................................................... 176

4.3.8.21. ADC DAP Left Average Coef Register .......................................................................................... 177

4.3.8.22. ADC DAP Left Decay & Attack Time Register .............................................................................. 177

4.3.8.23. ADC DAP Right Average Coef Register ........................................................................................ 177

4.3.8.24. ADC DAP Right Decay & Attack Time Register ........................................................................... 178

4.3.8.25. ADC DAP HPF Coef Register ........................................................................................................ 178

4.3.8.26. ADC DAP Left Input Signal Low Average Coef Register ................................

.............................. 178

4.3.8.27. ADC DAP Right Input Signal Low Average Coef Register ............................................................ 178

4.3.8.28. ADC DAP Optimum Register ....................................................................................................... 179

Chapter 5. Display ............................................................................................................................................................. 180

5.1. TCON .................................................................................................................................................................. 181

5.1.1. Overview ................................................................................................................................................. 181

5.1.2. Feature .................................................................................................................................................... 181

5.1.3. Block Diagram ......................................................................................................................................... 181

5.1.3.1. LCD Timing Controller .................................................................................................................. 181

5.1.4. TCON Register List ................................................................................................................................... 182

5.1.5. TCON Register Description ...................................................................................................................... 183

5.1.5.1. TCON Control Register .................................................................................................................. 183

Confidential

Revision History

5.1.5.2. TCON Interrupt Register 0 ............................................................................................................ 183

5.1.5.3. TCON Interrupt Register 1 ............................................................................................................ 184

5.1.5.4. TCON FRM Control Register ......................................................................................................... 184

5.1.5.5. TCON FRM Seed0 Red Register .................................................................................................... 184

5.1.5.6. TCON FRM Seed0 Green Register ................................................................................................. 184

5.1.5.7. TCON FRM Seed0 Blue Register ................................................................................................... 185

5.1.5.8. TCON FRM Seed1 Red Register .................................................................................................... 185

5.1.5.9. TCON FRM Seed1 Green Register ................................................................................................. 185

5.1.5.10. TCON FRM Seed1 Blue Register ................................................................................................. 185

5.1.5.11. TCON FRM Table Register 0 ........................................................................................................ 185

5.1.5.12. TCON FRM Table Register 1 ........................................................................................................ 185

5.1.5.13. TCON FRM Table Register 2 ........................................................................................................

186

5.1.5.14. TCON FRM Table Register 3 ........................................................................................................ 186

5.1.5.15. TCON0 Control Register .............................................................................................................. 186

5.1.5.16. TCON Clock Control Register ...................................................................................................... 187

5.1.5.17. TCON0 Basic Timing Register 0 .................................................................................................. 187

5.1.5.18. TCON0 Basic Timing Register 1 .................................................................................................. 187

5.1.5.19. TCON0 Basic Timing Register 2 .................................................................................................. 188

5.1.5.20. TCON0 Basic Timing Register 3 .................................................................................................. 188

5.1.5.21. TCON0 HV Timing Register ......................................................................................................... 188

5.1.5.22. TCON0 CPU Interface Control Register ....................................................................................... 189

5.1.5.23. TCON0 CPU Write Register ......................................................................................................... 190

5.1.5.24. TCON0 CPU Read Register .......................................................................................................... 190

5.1.5.25. TCON0 CPU Read NX Register

.................................................................................................... 190

Confidential

Revision History

5.1.5.26. TCON0 IO Control Register 0 ...................................................................................................... 190

5.1.5.27. TCON0 IO Control Register 1 ...................................................................................................... 191

5.1.5.28. TCON1 Control Register .............................................................................................................. 191

5.1.5.29. TCON1 Basic Timing Register 0 .................................................................................................. 192

5.1.5.30. TCON1 Basic Timing Register 1 .................................................................................................. 192

5.1.5.31. TCON1 Basic Timing Register 2 .................................................................................................. 192

5.1.5.32. TCON1 Basic Timing Register 3 .................................................................................................. 193

5.1.5.33. TCON1 Basic Timing Register 4 .................................................................................................. 193

5.1.5.34. TCON1 Basic Timing Register 5 .................................................................................................. 193

5.1.5.35. TCON1 IO Control Register 0 ...................................................................................................... 193

5.1.5.36. TCON1 IO Control Register 1 ...................................................................................................... 194

5.1.5.37. TCON Debug Information Register ............................................................................................. 194

5.2. Display Engine Front-End ................................................................................................................................... 196

5.2.1. Overview ................................................................................................................................................. 196

5.2.2. Feature .................................................................................................................................................... 196

5.2.3. Block Diagram ......................................................................................................................................... 196

5.2.4. DEFE Register List .................................................................................................................................... 196

5.2.5. DEFE Register Description ....................................................................................................................... 198

5.2.5.1. DEFE Module Enable Register ...................................................................................................... 198

5.2.5.2. DEFE Frame Process Control Register .......................................................................................... 198

5.2.5.3. DEFE CSC Bypass Register ............................................................................................................. 199

5.2.5.4. DEFE Algorithm Selection Register ............................................................................................... 200

5.2.5.5. DEFE Line Interrupt Conrtol Register............................................................................................ 200

5.2.5.6. DEFE Input Channel 0 Buffer Address Register ............................................................................ 200

Confidential

剩余356页未读，继续阅读

wenunit1

粉丝: 0
资源: 3

全志F1C600s用户手册修订版（无水印）

F1C100s 数据手册Datasheet V1_0

F1C100S FreeRTOS例程，真实可用

f1c100s keil工程.zip

全志F1C600s用户手册.pdf

全志F1C600s无水印用户手册下载

全志F1C600s芯片与F1C100S相比，在电路设计和规格方面有哪些改进和独特之处？请结合《全志F1C600s用户手册修订版（无水印）》进行解答。

全志F1C600s用户手册,全志f500s参数,C,C++

全志F1C600s用户手册,全志f500s参数,C,C++源码.zip

F1C600用户手册V1.0.pdf

全志 F1C600完整手册

最新资源