没有合适的资源?快使用搜索试试~ 我知道了~
首页Compal Electronics 秘密工程图纸 - MBA7912
Compal Electronics 秘密工程图纸 - MBA7912
需积分: 9 8 下载量 30 浏览量
更新于2024-07-20
1
收藏 1.03MB PDF 举报
"Acer-宏基Q5WVh- LA-7912P 图纸"
该文件是Acer宏基Q5WVh-LA-7912P型号的产品工程图纸,通常这类图纸是电子产品制造过程中的重要参考资料,包含详细的设计规格、电路布局、组件位置等关键信息。LA-7912P可能是这款产品的内部型号或者特定配置代码,用于区分不同的硬件版本或定制选项。
图纸中的"Compal Secret Data"标注表明此设计由 Compal Electronics, Inc.(仁宝电脑股份有限公司)所有,这是一个知名的电子设备原始设计制造商(ODM),为多个品牌如Acer等生产笔记本电脑和平板电脑。"CompalSecretData"意味着这些图纸包含有保密和商业机密的信息,未经仁宝电脑的书面授权,不得转移给第三方或用于未经授权的目的。
"4019ID C"可能代表了图纸的特定版本或项目编号,"SCHEMATIC, MBA7912"则说明这是一份电路原理图,针对的是MBA7912这个模块或子系统。在电子设计中,原理图用于描绘电路元件如何连接以实现特定功能,包括电源、处理器、内存、接口等关键部分。每个数字或字母可能对应着一个电路组件,如电阻、电容、集成电路等。
日期信息如"2011/06/02"和"2012/06/02"可能指的是设计或修订的日期,这表明了设计的迭代和更新过程。"2012/06/02"可能是最终定稿或批准的日期,而"Friday, February 10, 2012"可能是图纸解密或发布给生产部门的日期。
在实际的生产流程中,这样的图纸会指导生产线工人正确安装和连接各个部件,同时也会被质量控制团队用来确保产品符合设计规范。此外,对于售后支持和技术服务人员来说,这些图纸也是诊断和修复问题的重要工具。
总结起来,这份"Acer-宏基Q5WVh- LA-7912P"图纸是关于特定电子产品(可能是笔记本电脑或平板电脑)的内部设计详细资料,涵盖了电路原理、组件布局和设计变更历史,具有高度的保密性和专业性。
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+V_DDR_REFA
DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D8
DDR_A_D10
DDR_A_D11
DDR_A_D18
DDR_A_D19
DDR_A_D26
DDR_A_D27
DDR_A0_DM0
DDR_A0_DM3
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_D17
DDR_A_D9
DDR_A_D16
DDR_A_D25
DDR_A_D24
DDR_A_D32
DDR_A_D34
DDR_A_D35
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_MA1
DDR_A_MA3
DDR_A_MA5
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA12
DDR_A_MA13
DDR_A0_DM5
DDR_A0_DM7
DDR_A_DQS4
DDR_A_DQS6
DDR_A_DQS#4
DDR_A_DQS#6
DDR_A_BS0
DDR_A_BS2
DDRA_CS1_DIMMA#
SA_CLK_DDR0
SA_CLK_DDR#0
DDRA_CKE0_DIMMA
DDR_A_CAS#
DDR_A_WE#
DDR_A_D33
DDR_A_D48
DDR_A_D36
DDR_A_D37
DDR_A_D45
DDR_A_D46
DDR_A_D52
DDR_A_D53
DDR_A_D55
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_MA2
DDR_A_MA0
DDR_A_MA4
DDR_A_MA6
DDR_A_MA7
DDR_A_MA11
DDR_A_MA14
DDR_A0_DM4
DDR_A0_DM6
DDR_A_DQS5
DDR_A_DQS7
DDR_A_DQS#5
DDR_A_DQS#7
DDR_A_BS1
DDRA_CS0_DIMMA#
SA_CLK_DDR1
SA_CLK_DDR#1
DDRA_CKE1_DIMMA
DDR_A_RAS#
D_CK_SDATA
D_CK_SCLK
SA_ODT0
SA_ODT1
DDR_A_D63
DDR_A_MA15
+VREF_CA
DDR_A_D39
DDR_A_D54
DDR_A_D38
DDR_A_D47
DDR_A_D44
DDR_A_D4
DDR_A_D5
DDR_A_D6
DDR_A_D7
DDR_A_D21
DDR_A_D28
DDR_A_D29
DDR_A0_DM1
DDR_A0_DM2
DDR_A_DQS0
DDR_A_DQS3
DDR_A_DQS#0
DDR_A_DQS#3
DDR_A_D23
DDR_A_D31
DDR_A_D13
DDR_A_D20
DDR_A_D30
DDR_A_D14
DDR_A_D15
DDR_A_D12
DDR_A_D22
DDR_A0_DM5
DDR_A0_DM3
DDR_A0_DM7
DDR_A0_DM0
DDR_A0_DM1
DDR_A0_DM6
DDR_A0_DM4
DDR_A0_DM2
DDR3_DRAMRST#
DDRA_CS1_DIMMA#<6>
DDR_A_CAS#<6>
DDR_A_WE#<6>
DDR_A_BS0<6>
SA_CLK_DDR#0<6>
SA_CLK_DDR0<6>
DDR_A_BS2<6>
DDRA_CKE0_DIMMA<6> DDRA_CKE1_DIMMA <6>
SA_CLK_DDR1 <6>
SA_CLK_DDR#1 <6>
DDR_A_BS1 <6>
DDR_A_RAS# <6>
DDRA_CS0_DIMMA# <6>
SA_ODT0 <6>
SA_ODT1 <6>
D_CK_SDATA <12,14,41>
D_CK_SCLK <12,14,41>
DIMM_DRAMRST# <6,12>
RST_GATE<6,12,14>
SA_DIMM_VREFDQ<9>
DDR_A_D[0..63] <6>
DDR_A_DQS[0..7] <6>
DDR_A_DQS#[0..7] <6>
DDR_A_MA[0..15] <6>
+1.5V
+3VS
+0.75VS +0.75VS
+1.5V
+1.5V
+1.5V
+1.5V
+1.5V
+0.75VS
+1.5V
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
11 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
11 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
11 63Friday, February 10, 2012
2011/06/02 2012/06/02
All VREF traces should
have 10 mil trace width
<Address(SA1,SA0): 00>
DIMM_1 Reserve H:8mm
M3 support
Layout Note:
Place near JDIMM1.203,204
CHG C407 to oscon
Layout Note:
Place near JDIMM1
R02 modify for ESD
C2066
0.1U_0402_16V4Z
C2066
0.1U_0402_16V4Z
1
2
C395
1U_0402_6.3V6K
C395
1U_0402_6.3V6K
1
2
C408
2.2U_0603_6.3V6K
C408
2.2U_0603_6.3V6K
1
2
G
D
S
Q46
S TR SSM3K7002F 1N SC59-3 @
G
D
S
Q46
S TR SSM3K7002F 1N SC59-3 @
2
13
C409
1U_0402_6.3V6K
C409
1U_0402_6.3V6K
1
2
R320
1K_0402_5%
R320
1K_0402_5%
12
R302
10K_0402_5%
R302
10K_0402_5%
12
C404
0.1U_0402_16V4Z
C404
0.1U_0402_16V4Z
1
2
C384
10U_0603_6.3V6M
C384
10U_0603_6.3V6M
1
2
C378
10U_0603_6.3V6M
C378
10U_0603_6.3V6M
1
2
C411
0.1U_0402_16V4Z
C411
0.1U_0402_16V4Z
1
2
C412
10U_0603_6.3V6M
C412
10U_0603_6.3V6M
1
2
C373
0.1U_0402_16V4Z
C373
0.1U_0402_16V4Z
1
2
C416
2.2U_0603_6.3V6K
C416
2.2U_0603_6.3V6K
1
2
C385
1U_0402_6.3V6K
C385
1U_0402_6.3V6K
1
2
C415
10U_0603_6.3V6M
C415
10U_0603_6.3V6M
1
2
R301
10K_0402_5%
R301
10K_0402_5%
1 2
C383
10U_0603_6.3V6M
@
C383
10U_0603_6.3V6M
@
1
2
R267
1K_0402_5%
R267
1K_0402_5%
12
C372
2.2U_0603_6.3V6K
C372
2.2U_0603_6.3V6K
1
2
C371
1U_0402_6.3V6K
C371
1U_0402_6.3V6K
1
2
C414
10U_0603_6.3V6M
C414
10U_0603_6.3V6M
1
2
R266
1K_0402_5%
R266
1K_0402_5%
12
C388
1U_0402_6.3V6K
C388
1U_0402_6.3V6K
1
2
JDIMM1
FOX_AS0A626-U8SN-7F
CONN@
JDIMM1
FOX_AS0A626-U8SN-7F
CONN@
VREF_DQ
1
VSS1
2
VSS2
3
DQ4
4
DQ0
5
DQ5
6
DQ1
7
VSS3
8
VSS4
9
DQS#0
10
DM0
11
DQS0
12
VSS5
13
VSS6
14
DQ2
15
DQ6
16
DQ3
17
DQ7
18
VSS7
19
VSS8
20
DQ8
21
DQ12
22
DQ9
23
DQ13
24
VSS9
25
VSS10
26
DQS#1
27
DM1
28
DQS1
29
RESET#
30
VSS11
31
VSS12
32
DQ10
33
DQ14
34
DQ11
35
DQ15
36
VSS13
37
VSS14
38
DQ16
39
DQ20
40
DQ17
41
DQ21
42
VSS15
43
VSS16
44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS18
49
DQ22
50
DQ18
51
DQ23
52
DQ19
53
VSS19
54
VSS20
55
DQ28
56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS22
61
DQS#3
62
DM3
63
DQS3
64
VSS23
65
VSS24
66
DQ26
67
DQ30
68
DQ27
69
DQ31
70
VSS25
71
VSS26
72
A12/BC#
83
A11
84
A9
85
A7
86
VDD5
87
VDD6
88
A8
89
A6
90
CKE0
73
CKE1
74
VDD1
75
VDD2
76
NC1
77
A15
78
BA2
79
A14
80
VDD3
81
VDD4
82
A5
91
A4
92
VDD7
93
VDD8
94
A3
95
A2
96
A1
97
A0
98
VDD9
99
VDD10
100
CK0
101
CK1
102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#
113
S0#
114
CAS#
115
ODT0
116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27
127
VSS28
128
DQ32
129
DQ36
130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32
139
DQ38
140
DQ34
141
DQ39
142
DQ35
143
VSS33
144
VSS34
145
DQ44
146
DQ40
147
DQ45
148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42
157
DQ46
158
DQ43
159
DQ47
160
VSS39
161
VSS40
162
DQ48
163
DQ52
164
DQ49
165
DQ53
166
VSS41
167
VSS42
168
DQS#6
169
DM6
170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56
181
DQ61
182
DQ57
183
VSS47
184
VSS48
185
DQS#7
186
DM7
187
DQS7
188
VSS49
189
VSS50
190
DQ58
191
DQ62
192
DQ59
193
DQ63
194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1
201
SCL
202
VTT1
203
VTT2
204
G1
205
G2
206
R133
0_0402_5%
@R133
0_0402_5%
@
1 2
C413
10U_0603_6.3V6M
C413
10U_0603_6.3V6M
1
2
C394
1U_0402_6.3V6K
C394
1U_0402_6.3V6K
1
2
+
C407
330U_D2_2V_Y
@
+
C407
330U_D2_2V_Y
@
1
2
C410
1U_0402_6.3V6K
C410
1U_0402_6.3V6K
1
2
C393
1U_0402_6.3V6K
C393
1U_0402_6.3V6K
1
2
R319
1K_0402_5%
R319
1K_0402_5%
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+V_DDR_REFC
DDR_B0_DM5
DDR_B0_DM3
DDR_B0_DM7
DDR_B0_DM0
DDR_B0_DM1
DDR_B0_DM6
DDR_B0_DM4
DDR_B0_DM2
D_CK_SDATA
D_CK_SCLK
+VREF_CC
DDR_B0_DM0
DDR_B_D2
DDR_B_D3
DDR_B_D1
DDR_B_D0
DDR_B_D8
DDR_B_D9
DDR_B_DQS#1
DDR_B_DQS1
DDR_B_D10
DDR_B_D11
DDR_B_D16
DDR_B_D17
DDR_B_DQS#2
DDR_B_DQS2
DDR_B_D18
DDR_B_D19
DDR_B_D24
DDR_B_D25
DDR_B0_DM3
DDR_B_D26
DDR_B_D27
DDR_B_D5
DDR_B_DQS#0
DDR_B_D4
DDR_B_DQS0
DDR_B_D22
DDR_B_D20
DDR3_DRAMRST#
DDR_B0_DM1
DDR_B_D23
DDR_B_D21
DDR_B_DQS#3
DDR_B_D14
DDR_B0_DM2
DDR_B_DQS3
DDR_B_D7
DDR_B_D6
DDR_B_D15
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D12
DDR_B_D31
DDR_B_D13
DDR_B_BS2
DDR_B_MA12
DDR_B_MA9
DDR_B_MA8
DDR_B_MA5
DDR_B_MA3
DDR_B_MA1
SB_CLK_DDR0
SB_CLK_DDR#0
DDR_B_MA10
DDR_B_BS0
DDR_B_WE#
DDR_B_CAS#
DDR_B_MA13
DDRB_CS1_DIMMB#
DDR_B_D32
DDR_B_D33
DDR_B_DQS#4
DDR_B_DQS4
DDR_B_D34
DDR_B_D35
DDR_B_D40
DDR_B_D41
DDR_B0_DM5
DDR_B_D42
DDR_B_D43
DDR_B_D48
DDR_B_D49
DDR_B_DQS#6
DDR_B_DQS6
DDR_B_D50
DDR_B_D51
DDR_B_D56
DDR_B_D57
DDR_B0_DM7
DDRB_CKE0_DIMMB
DDR_B_D58
DDR_B_D59
DDR_B_MA15
DDR_B_MA7
SB_ODT0
DDR_B_MA14
DDR_B_MA6
DDRB_CKE1_DIMMB
DDR_B_MA4
DDR_B_BS1
SB_ODT1
SB_CLK_DDR1
DDR_B_RAS#
SB_CLK_DDR#1
DDR_B_MA2
DDR_B_MA11
DDR_B_MA0
DDRB_CS0_DIMMB#
DDR_B_D61
DDR_B_DQS#7
DDR_B_DQS7
DDR_B_D62
DDR_B_D63
DDR_B_D52
DDR_B_D36
DDR_B_D37
DDR_B_D44
DDR_B_D54
DDR_B_D53
DDR_B_D46
DDR_B_D45
DDR_B_D38
DDR_B_D55
DDR_B_D47
DDR_B0_DM6
DDR_B_DQS#5
DDR_B0_DM4
DDR_B_D60
DDR_B_D39
DDR_B_DQS5
D_CK_SDATA <11,14,41>
D_CK_SCLK <11,14,41>
DIMM_DRAMRST# <6,11>
DDRB_CS1_DIMMB#<6>
DDR_B_CAS#<6>
DDR_B_WE#<6>
DDR_B_BS0<6>
SB_CLK_DDR#0<6>
SB_CLK_DDR0<6>
DDRB_CKE0_DIMMB<6>
DDR_B_BS2<6>
SB_CLK_DDR#1 <6>
DDR_B_BS1 <6>
DDR_B_RAS# <6>
DDRB_CS0_DIMMB# <6>
SB_ODT0 <6>
SB_ODT1 <6>
SB_CLK_DDR1 <6>
DDRB_CKE1_DIMMB <6>
DDR_B_D[0..63] <6>
DDR_B_DQS[0..7] <6>
DDR_B_DQS#[0..7] <6>
DDR_B_MA[0..15] <6>
RST_GATE<6,11,14>
SB_DIMM_VREFDQ<9>
+3VS
+0.75VS
+0.75VS
+0.75VS
+1.5V
+1.5V
+1.5V
+1.5V
+1.5V +1.5V
+3VS
+1.5V
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
12 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
12 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
12 63Friday, February 10, 2012
2011/06/02 2012/06/02
All VREF traces should
have 10 mil trace width
Layout Note:
Place near JDIMM2.203,204
Layout Note:
Place near JDIMM2
<Address(SA1,SA0): 10>
DIMM_2 Reserve H:4mm
M3 support
CHG C359 to oscon
C451
2.2U_0603_6.3V6K
C451
2.2U_0603_6.3V6K
1
2
C440
1U_0402_6.3V6K
C440
1U_0402_6.3V6K
1
2
C427
1U_0402_6.3V6K
C427
1U_0402_6.3V6K
1
2
R345
10K_0402_5%
R345
10K_0402_5%
12
JDIMM2
FOX_AS0A626-U4RN-7F
CONN@
JDIMM2
FOX_AS0A626-U4RN-7F
CONN@
VREF_DQ
1
VSS1
2
VSS2
3
DQ4
4
DQ0
5
DQ5
6
DQ1
7
VSS3
8
VSS4
9
DQS#0
10
DM0
11
DQS0
12
VSS5
13
VSS6
14
DQ2
15
DQ6
16
DQ3
17
DQ7
18
VSS7
19
VSS8
20
DQ8
21
DQ12
22
DQ9
23
DQ13
24
VSS9
25
VSS10
26
DQS#1
27
DM1
28
DQS1
29
RESET#
30
VSS11
31
VSS12
32
DQ10
33
DQ14
34
DQ11
35
DQ15
36
VSS13
37
VSS14
38
DQ16
39
DQ20
40
DQ17
41
DQ21
42
VSS15
43
VSS16
44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS18
49
DQ22
50
DQ18
51
DQ23
52
DQ19
53
VSS19
54
VSS20
55
DQ28
56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS22
61
DQS#3
62
DM3
63
DQS3
64
VSS23
65
VSS24
66
DQ26
67
DQ30
68
DQ27
69
DQ31
70
VSS25
71
VSS26
72
A12/BC#
83
A11
84
A9
85
A7
86
VDD5
87
VDD6
88
A8
89
A6
90
CKE0
73
CKE1
74
VDD1
75
VDD2
76
NC1
77
A15
78
BA2
79
A14
80
VDD3
81
VDD4
82
A5
91
A4
92
VDD7
93
VDD8
94
A3
95
A2
96
A1
97
A0
98
VDD9
99
VDD10
100
CK0
101
CK1
102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#
113
S0#
114
CAS#
115
ODT0
116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27
127
VSS28
128
DQ32
129
DQ36
130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32
139
DQ38
140
DQ34
141
DQ39
142
DQ35
143
VSS33
144
VSS34
145
DQ44
146
DQ40
147
DQ45
148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42
157
DQ46
158
DQ43
159
DQ47
160
VSS39
161
VSS40
162
DQ48
163
DQ52
164
DQ49
165
DQ53
166
VSS41
167
VSS42
168
DQS#6
169
DM6
170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56
181
DQ61
182
DQ57
183
VSS47
184
VSS48
185
DQS#7
186
DM7
187
DQS7
188
VSS49
189
VSS50
190
DQ58
191
DQ62
192
DQ59
193
DQ63
194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1
201
SCL
202
VTT1
203
VTT2
204
G1
205
G2
206
C428
1U_0402_6.3V6K
C428
1U_0402_6.3V6K
1
2
C424
10U_0603_6.3V6M
C424
10U_0603_6.3V6M
1
2
R350
1K_0402_5%
R350
1K_0402_5%
12
R346
0_0402_5%
@R346
0_0402_5%
@
1 2
C450
10U_0603_6.3V6M
C450
10U_0603_6.3V6M
1
2
C438
2.2U_0603_6.3V6K
C438
2.2U_0603_6.3V6K
1
2
C447
10U_0603_6.3V6M
C447
10U_0603_6.3V6M
1
2
C435
0.1U_0402_16V4Z
C435
0.1U_0402_16V4Z
1
2
C449
10U_0603_6.3V6M
C449
10U_0603_6.3V6M
1
2
C444
1U_0402_6.3V6K
C444
1U_0402_6.3V6K
1
2
G
D
S
Q47
S TR SSM3K7002F 1N SC59-3 @
G
D
S
Q47
S TR SSM3K7002F 1N SC59-3 @
2
13
C439
1U_0402_6.3V6K
C439
1U_0402_6.3V6K
1
2
C425
10U_0603_6.3V6M
C425
10U_0603_6.3V6M
1
2
R341
1K_0402_5%
R341
1K_0402_5%
12
C446
0.1U_0402_16V4Z
C446
0.1U_0402_16V4Z
1
2
R340
1K_0402_5%
R340
1K_0402_5%
12
C430
1U_0402_6.3V6K
C430
1U_0402_6.3V6K
1
2
C426
10U_0603_6.3V6M
@
C426
10U_0603_6.3V6M
@
1
2
C429
1U_0402_6.3V6K
C429
1U_0402_6.3V6K
1
2
R351
1K_0402_5%
R351
1K_0402_5%
12
C448
10U_0603_6.3V6M
C448
10U_0603_6.3V6M
1
2
C436
2.2U_0603_6.3V6K
C436
2.2U_0603_6.3V6K
1
2
+
C359
330U_2.5V_M
+
C359
330U_2.5V_M
1
2
C445
1U_0402_6.3V6K
C445
1U_0402_6.3V6K
1
2
C437
0.1U_0402_16V4Z
C437
0.1U_0402_16V4Z
1
2
R344
10K_0402_5%
R344
10K_0402_5%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCH_RTCX1
PCH_RTCX2
PCH_RTCX1
PCH_RTCRST#
SM_INTRUDER#
PCH_INTVRMEN
SM_INTRUDER#
PCH_SPKR
PCH_SPI_MOSI
PCH_SPI_MISO
PCH_SPI_CS0#_1
PCH_JTAG_TCK
PCH_SATALED#
PCH_SRTCRST#
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
HDA_SYNC_PCH
HDA_RST_PCH#
HDA_SDIN0
HDA_SDOUT_PCH
PCH_RTCX2
HDA_BITCLK_PCH
LPC_AD2
LPC_FRAME#
LPC_AD0
LPC_AD3
LPC_AD1
SERIRQ
PCH_GPIO19
SATA_COMP
RBIAS_SATA3
SATA3_COMP
HDA_BITCLK_PCH
HDA_RST_PCH#
HDA_SDOUT_PCH
PCH_INTVRMEN
PCH_SPKR
HDA_SDOUT_PCH
HDA_SYNC_PCH
HDA_SYNC_PCH_R
PCH_SPI_CLK_1
PCH_SPI_MOSI_1
PCH_SPI_MISO_1
SGEN#
SERIRQ
PCH_SATALED#
PCH_GPIO19
+RTCBATT_R
PCH_SPI_MISO_1
PCH_SPI_CS0#_1
PCH_SPI_CLK_1
PCH_SPI_MOSI_1
SPI_WP1#
SPI_HOLD1#
SPI_WP1#
SPI_HOLD1#
PCH_SPI_CLK_1
SGEN#
HDA_SYNC_PCHHDA_SYNC_PCH_R
PCH_SPI_CLK_2
PCH_SPI_CLK
PCH_SPI_CS0#_2
PCH_SPI_MOSI_2
PCH_SPI_MISO_2
SPI_HOLD2#
SPI_WP2#
PCH_SPI_CS0#_2
PCH_SPI_CLK_2
PCH_SPI_MOSI_2
PCH_SPI_MISO_2
SPI_WP2#
SPI_HOLD2#
PCH_SPI_CLK_2
PCH_SPI_VCC
PCH_GPIO23
PCH_GPIO23
PCH_SPKR<42>
HDA_SDIN0<42>
SERIRQ <40>
SATA_PRX_DTX_P0 <34>
SATA_PTX_DRX_N0 <34>
SATA_PTX_DRX_P0 <34>
SATA_PRX_DTX_N0 <34>
LPC_AD0 <40>
LPC_AD1 <40>
LPC_AD2 <40>
LPC_AD3 <40>
LPC_FRAME# <40>
HDA_SYNC_AUDIO<42>
HDA_SDOUT_AUDIO<42>
HDA_RST_AUDIO#<42>
HDA_BITCLK_AUDIO<42>
PCH_SATALED# <41>
ME_EN<40>
SATA_PRX_DTX_P2 <34>
SATA_PTX_DRX_N2 <34>
SATA_PTX_DRX_P2 <34>
SATA_PRX_DTX_N2 <34>
SATA_PRX_DTX_P1 <37>
SATA_PTX_DRX_N1 <37>
SATA_PTX_DRX_P1 <37>
SATA_PRX_DTX_N1 <37>
+RTCVCC
+RTCVCC
+1.05VS_VTT
+1.05VS_VTT
+3VS
+3VALW_PCH
+3VALW_PCH
+3VS
+CHGRTC
+RTCVCC
+RTCBATT
+3VS
+3VS
+3VS
+RTCBATT
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
13 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
13 63Friday, February 10, 2012
2011/06/02 2012/06/02
Title
Size Document Number Rev
Date: Sheet
of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
4019ID
C
SCHEMATIC,MB A7912
Custom
13 63Friday, February 10, 2012
2011/06/02 2012/06/02
SRTCRST close RAM door
RTCRST close RAM door
HDD
Compal Electronics, Inc.
H:Integrated VRM enable
L:Integrated VRM disable
INTVRMEN
*
LOW= Disable (Default)
HIGH= Enable ( No Reboot )
*
*
Low = Disabled (Default)
High = Enabled [Flash Descriptor Security Overide]
This signal has a weak internal pull-down
On Die PLL VR Select is supplied by
1.5V when smapled high
1.8V when sampled low
Needs to be pulled High for Huron River platfrom
*
(INTVRMEN should always be pull high.)
ME debug mode,this signal has a weak internal PD
HDA_SDO
as Capella ME override (GPIO33)
Boot BIOS GPIO19
0
1
SPI
-
GPIO51
Reserved
LPC
Boot BIOS Strap
1
1
0
*
0
1
0
ODD
20mil
20mil
This part had been re-modified
be careful,if link symbol!!
SPI ROM FOR ME (4MB)
Footprint 200mil
Rserve the 2M ROM for Win8
GPIO21
0
1*
Switchable GPU
Non-Switchable
SGEN#
Prevent back drive issue.
MSATA
Modify R02
R02 Modify
Modify R03
Co-lay NPCE885N
R04 modify
R04 modify
Modify R04
Delete Co-lay NPCE885N
GPIO23
0
1
USB2.0
USB3.0
USB_config
modify on 7912 V0.3
R555
33_0402_5%
R555
33_0402_5%
1 2
R681 33_0402_5%R681 33_0402_5%
1 2
R667 3.3K_0402_5%R667 3.3K_0402_5%
1 2
R539 1K_0402_5%R539 1K_0402_5%
12
U33
BD82HM77 QPRG C1 BGA 989P
HM77@
SA00005AG00
U33
BD82HM77 QPRG C1 BGA 989P
HM77@
SA00005AG00
G
D
S
Q36
S TR SSM3K7002F 1N SC59-3
G
D
S
Q36
S TR SSM3K7002F 1N SC59-3
2
13
R557
0_0402_5%
R557
0_0402_5%
12
R243 20K_0402_1%R243 20K_0402_1%
1 2
R275 10K_0402_5%R275 10K_0402_5%
12
R654 3.3K_0402_5%R654 3.3K_0402_5%
1 2
R585 330K_0402_5%R585 330K_0402_5%
1 2
R624 4.7K_0402_5%R624 4.7K_0402_5%
1 2
R2092
20K_0402_1%
PUSB2@
R2092
20K_0402_1%
PUSB2@
1 2
C360
1U_0603_10V6K
C360
1U_0603_10V6K
1
2
R640 10K_0402_5%R640 10K_0402_5%
12
JBATT1
SUYIN_060003HA002G202ZLCONN@
JBATT1
SUYIN_060003HA002G202ZLCONN@
+
1
-
2
U36
32M W25Q32BVSSIG_SO8
U36
32M W25Q32BVSSIG_SO8
CS#
1
SO/SIO1
2
WP#
3
GND
4
VCC
8
HOLD#
7
SCLK
6
SI/SIO0
5
R544
33_0402_5%
R544
33_0402_5%
1 2
R294 1K_0402_5%@R294 1K_0402_5%@
1 2
R568 10M_0402_5%R568 10M_0402_5%
1 2
U42
MX25L1606EM2I-12G_SO8
WIN8@U42
MX25L1606EM2I-12G_SO8
WIN8@
CS#
1
SO
2
WP#
3
GND
4
VCC
8
HOLD#
7
SCLK
6
SI
5
R567 1M_0402_5%R567 1M_0402_5%
1 2
R734 33_0402_5%
WIN8@
R734 33_0402_5%
WIN8@
12
C2049
33P_0402_50V8K
@ C2049
33P_0402_50V8K
@
C682
15P_0402_50V8J
C682
15P_0402_50V8J
1
2
D13
CHN202UPT_SC70-3
D13
CHN202UPT_SC70-3
1
2
3
R260
37.4_0402_1%
R260
37.4_0402_1%
1 2
R2050 33_0402_5%
WIN8@
R2050 33_0402_5%
WIN8@
1 2
JCMOS1
SHORT PADS
@
JCMOS1
SHORT PADS
@
12
R248 20K_0402_1%R248 20K_0402_1%
1 2
R866
22_0402_5%
@
R866
22_0402_5%
@
1 2
R2048
22_0402_5%
@ R2048
22_0402_5%
@
1 2
R674
51_0402_5%
@R674
51_0402_5%
@
12
T76
@
PAD T76
@
PAD
C471
0.1U_0402_16V4Z
C471
0.1U_0402_16V4Z
1
2
R556
1K_0402_5%
@
R556
1K_0402_5%
@
12
R625
750_0402_1%
R625
750_0402_1%
1 2
C893
33P_0402_50V8K
@
C893
33P_0402_50V8K
@
C686
15P_0402_50V8J
C686
15P_0402_50V8J
1
2
T77
@
PAD T77
@
PAD
R241
49.9_0402_1%
R241
49.9_0402_1%
1 2
T75
@
PAD T75
@
PAD
RTCIHDA
SATA
LPC
SPI
JTAG
SATA 6G
U33A
COUGARPOINT_FCBGA989~D
SA00004EEY0
HM65@
RTCIHDA
SATA
LPC
SPI
JTAG
SATA 6G
U33A
COUGARPOINT_FCBGA989~D
SA00004EEY0
HM65@
RTCX1
A20
RTCX2
C20
INTVRMEN
C17
INTRUDER#
K22
HDA_BCLK
N34
HDA_SYNC
L34
HDA_RST#
K34
HDA_SDIN0
E34
HDA_SDIN1
G34
HDA_SDIN2
C34
HDA_SDO
A36
SATALED#
P3
FWH0 / LAD0
C38
FWH1 / LAD1
A38
FWH2 / LAD2
B37
FWH3 / LAD3
C37
LDRQ1# / GPIO23
K36
FWH4 / LFRAME#
D36
LDRQ0#
E36
RTCRST#
D20
HDA_SDIN3
A34
HDA_DOCK_EN# / GPIO33
C36
HDA_DOCK_RST# / GPIO13
N32
SRTCRST#
G22
SATA0RXN
AM3
SATA0RXP
AM1
SATA0TXN
AP7
SATA0TXP
AP5
SATA1RXN
AM10
SATA1RXP
AM8
SATA1TXN
AP11
SATA1TXP
AP10
SATA2RXN
AD7
SATA2RXP
AD5
SATA2TXN
AH5
SATA2TXP
AH4
SATA3RXN
AB8
SATA3RXP
AB10
SATA3TXN
AF3
SATA3TXP
AF1
SATA4RXN
Y7
SATA4RXP
Y5
SATA4TXN
AD3
SATA4TXP
AD1
SATA5RXN
Y3
SATA5RXP
Y1
SATA5TXN
AB3
SATA5TXP
AB1
SATAICOMPI
Y10
SPI_CLK
T3
SPI_CS0#
Y14
SPI_CS1#
T1
SPI_MOSI
V4
SPI_MISO
U3
SATA0GP / GPIO21
V14
SATA1GP / GPIO19
P1
JTAG_TCK
J3
JTAG_TMS
H7
JTAG_TDI
K5
JTAG_TDO
H1
SERIRQ
V5
SPKR
T10
SATAICOMPO
Y11
SATA3COMPI
AB13
SATA3RCOMPO
AB12
SATA3RBIAS
AH1
R733 33_0402_5%
WIN8@
R733 33_0402_5%
WIN8@
12
R259
10K_0402_5%
R259
10K_0402_5%
12
JME1
SHORT PADS
@
JME1
SHORT PADS
@
12
R704
3.3K_0402_5%
WIN8@R704
3.3K_0402_5%
WIN8@
1 2
R542
33_0402_5%
R542
33_0402_5%
1 2
R792
1M_0402_5%
R792
1M_0402_5%
12
R258
10K_0402_5%
@
R258
10K_0402_5%
@
12
C356
1U_0603_10V6K
C356
1U_0603_10V6K
1
2
R545
33_0402_5%
R545
33_0402_5%
1 2
R684 33_0402_5%R684 33_0402_5%
1 2
R375
1K_0402_5%
R375
1K_0402_5%
1 2
R540
0_0402_5%
@
R540
0_0402_5%
@
1 2
Y3
32.768KHZ_12.5PF_FC-135
Y3
32.768KHZ_12.5PF_FC-135
1 2
R2128
20K_0402_1%
PUSB3@
R2128
20K_0402_1%
PUSB3@
1 2
R703
3.3K_0402_5%
WIN8@R703
3.3K_0402_5%
WIN8@
1 2
R652 33_0402_5%R652 33_0402_5%
1 2
剩余62页未读,继续阅读
2023-12-17 上传
2023-09-16 上传
2024-06-19 上传
2023-04-24 上传
2023-06-09 上传
2023-07-28 上传
txlwl
- 粉丝: 2
- 资源: 1
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- zlib-1.2.12压缩包解析与技术要点
- 微信小程序滑动选项卡源码模版发布
- Unity虚拟人物唇同步插件Oculus Lipsync介绍
- Nginx 1.18.0版本WinSW自动安装与管理指南
- Java Swing和JDBC实现的ATM系统源码解析
- 掌握Spark Streaming与Maven集成的分布式大数据处理
- 深入学习推荐系统:教程、案例与项目实践
- Web开发者必备的取色工具软件介绍
- C语言实现李春葆数据结构实验程序
- 超市管理系统开发:asp+SQL Server 2005实战
- Redis伪集群搭建教程与实践
- 掌握网络活动细节:Wireshark v3.6.3网络嗅探工具详解
- 全面掌握美赛:建模、分析与编程实现教程
- Java图书馆系统完整项目源码及SQL文件解析
- PCtoLCD2002软件:高效图片和字符取模转换
- Java开发的体育赛事在线购票系统源码分析
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功