没有合适的资源?快使用搜索试试~ 我知道了~
首页联想Y500主板NM-A142 LA-8692P维修图纸揭秘
联想Y500主板NM-A142 LA-8692P维修图纸揭秘
需积分: 31 5 下载量 126 浏览量
更新于2024-07-15
收藏 2.05MB PDF 举报
这份文档是联想Y500笔记本电脑的主板图纸,具体型号为NM-A142 LA-8692P,它适用于Y400和Y500系列机型。该图纸提供了详细的硬件布局和组件配置信息,对于电子工程师、技术人员以及维修人员来说,它是极其重要的参考资料。主板的主要部件包括:
1. nVIDIA GeForce GT 1+2nd VGA:这表明主板上配备了两个独立的显卡,一个NVIDIA的型号可能是NVIDIA GeForce GT 1,另一个则是第二显卡接口,可能用于扩展图形性能或支持双显示功能。
2. Intel Ivy Bridge Processor with DDR3 + Panther Point PCH:这意味着主板搭载的是Intel Ivy Bridge架构的处理器,支持DDR3内存,并集成有Panther Point平台控制器,提供系统管理和I/O接口的控制。
- Intel Ivy Bridge是一个第四代酷睿处理器架构,以其高效率和良好的图形处理能力著称。
- DDR3 RAM(Double Data Rate 3 Synchronous Dynamic Random Access Memory)是第四代内存技术,提供更快的数据传输速度。
3. 日期与版本信息:图纸的发行日期是2012年4月28日,修订版为0.2,且有保密级别,强调图纸是Compal Electronics Inc.的专有财产,不得未经授权复制或透露给第三方。
这份图纸的结构包括封面页、总览和具体的电路图,涵盖了各个部分的布局和连接,如字母标记A、B、C、D和E所代表的不同区域。通过阅读这份图纸,用户可以了解每个元器件的位置、功能及彼此之间的连接关系,这对于维修时更换故障部件、升级硬件或进行系统诊断都至关重要。
对于联想Y500系列用户和维修人员来说,这份NM-A142 LA-8692P主板图纸是深入理解并操作这些笔记本电脑内部结构的关键工具,能够帮助他们高效地解决问题和优化设备性能。
w w w . c h i n a f i x . c o m
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Compal Electronics, Inc.
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PROCESSOR(7/7) VSS
Custom
11 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PROCESSOR(7/7) VSS
Custom
11 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PROCESSOR(7/7) VSS
Custom
11 66Saturday, April 28, 2012
2011/07/21 2012/12/31
VSS
JCPU1H
TYCO_2013620-2_IVY BRIDGE
ME@
VSS
JCPU1H
TYCO_2013620-2_IVY BRIDGE
ME@
VSS1
AT35
VSS2
AT32
VSS3
AT29
VSS4
AT27
VSS5
AT25
VSS6
AT22
VSS7
AT19
VSS8
AT16
VSS9
AT13
VSS10
AT10
VSS11
AT7
VSS12
AT4
VSS13
AT3
VSS14
AR25
VSS15
AR22
VSS16
AR19
VSS17
AR16
VSS18
AR13
VSS19
AR10
VSS20
AR7
VSS21
AR4
VSS22
AR2
VSS23
AP34
VSS24
AP31
VSS25
AP28
VSS26
AP25
VSS27
AP22
VSS28
AP19
VSS29
AP16
VSS30
AP13
VSS31
AP10
VSS32
AP7
VSS33
AP4
VSS34
AP1
VSS35
AN30
VSS36
AN27
VSS37
AN25
VSS38
AN22
VSS39
AN19
VSS40
AN16
VSS41
AN13
VSS42
AN10
VSS43
AN7
VSS44
AN4
VSS45
AM29
VSS46
AM25
VSS47
AM22
VSS48
AM19
VSS49
AM16
VSS50
AM13
VSS51
AM10
VSS52
AM7
VSS53
AM4
VSS54
AM3
VSS55
AM2
VSS56
AM1
VSS57
AL34
VSS58
AL31
VSS59
AL28
VSS60
AL25
VSS61
AL22
VSS62
AL19
VSS63
AL16
VSS64
AL13
VSS65
AL10
VSS66
AL7
VSS67
AL4
VSS68
AL2
VSS69
AK33
VSS70
AK30
VSS71
AK27
VSS72
AK25
VSS73
AK22
VSS74
AK19
VSS75
AK16
VSS76
AK13
VSS77
AK10
VSS78
AK7
VSS79
AK4
VSS80
AJ25
VSS81
AJ22
VSS82
AJ19
VSS83
AJ16
VSS84
AJ13
VSS85
AJ10
VSS86
AJ7
VSS87
AJ4
VSS88
AJ3
VSS89
AJ2
VSS90
AJ1
VSS91
AH35
VSS92
AH34
VSS93
AH32
VSS94
AH30
VSS95
AH29
VSS96
AH28
VSS98
AH25
VSS99
AH22
VSS100
AH19
VSS101
AH16
VSS102
AH7
VSS103
AH4
VSS104
AG9
VSS105
AG8
VSS106
AG4
VSS107
AF6
VSS108
AF5
VSS109
AF3
VSS110
AF2
VSS111
AE35
VSS112
AE34
VSS113
AE33
VSS114
AE32
VSS115
AE31
VSS116
AE30
VSS117
AE29
VSS118
AE28
VSS119
AE27
VSS120
AE26
VSS121
AE9
VSS122
AD7
VSS123
AC9
VSS124
AC8
VSS125
AC6
VSS126
AC5
VSS127
AC3
VSS128
AC2
VSS129
AB35
VSS130
AB34
VSS131
AB33
VSS132
AB32
VSS133
AB31
VSS134
AB30
VSS135
AB29
VSS136
AB28
VSS137
AB27
VSS138
AB26
VSS139
Y9
VSS140
Y8
VSS141
Y6
VSS142
Y5
VSS143
Y3
VSS144
Y2
VSS145
W35
VSS146
W34
VSS147
W33
VSS148
W32
VSS149
W31
VSS150
W30
VSS151
W29
VSS152
W28
VSS153
W27
VSS154
W26
VSS155
U9
VSS156
U8
VSS157
U6
VSS158
U5
VSS159
U3
VSS160
U2
VSS
JCPU1I
TYCO_2013620-2_IVY BRIDGE
ME@
VSS
JCPU1I
TYCO_2013620-2_IVY BRIDGE
ME@
VSS161
T35
VSS162
T34
VSS163
T33
VSS164
T32
VSS165
T31
VSS166
T30
VSS167
T29
VSS168
T28
VSS169
T27
VSS170
T26
VSS171
P9
VSS172
P8
VSS173
P6
VSS174
P5
VSS175
P3
VSS176
P2
VSS177
N35
VSS178
N34
VSS179
N33
VSS180
N32
VSS181
N31
VSS182
N30
VSS183
N29
VSS184
N28
VSS185
N27
VSS186
N26
VSS187
M34
VSS188
L33
VSS189
L30
VSS190
L27
VSS191
L9
VSS192
L8
VSS193
L6
VSS194
L5
VSS195
L4
VSS196
L3
VSS197
L2
VSS198
L1
VSS199
K35
VSS200
K32
VSS201
K29
VSS202
K26
VSS203
J34
VSS204
J31
VSS205
H33
VSS206
H30
VSS207
H27
VSS208
H24
VSS209
H21
VSS210
H18
VSS211
H15
VSS212
H13
VSS213
H10
VSS214
H9
VSS215
H8
VSS216
H7
VSS217
H6
VSS218
H5
VSS219
H4
VSS220
H3
VSS221
H2
VSS222
H1
VSS223
G35
VSS224
G32
VSS225
G29
VSS226
G26
VSS227
G23
VSS228
G20
VSS229
G17
VSS230
G11
VSS231
F34
VSS232
F31
VSS233
F29
VSS234
F22
VSS235
F19
VSS236
E30
VSS237
E27
VSS238
E24
VSS239
E21
VSS240
E18
VSS241
E15
VSS242
E13
VSS243
E10
VSS244
E9
VSS245
E8
VSS246
E7
VSS247
E6
VSS248
E5
VSS249
E4
VSS250
E3
VSS251
E2
VSS252
E1
VSS253
D35
VSS254
D32
VSS255
D29
VSS256
D26
VSS257
D20
VSS258
D17
VSS259
C34
VSS260
C31
VSS261
C28
VSS262
C27
VSS263
C25
VSS264
C23
VSS265
C10
VSS266
C1
VSS267
B22
VSS268
B19
VSS269
B17
VSS270
B15
VSS271
B13
VSS272
B11
VSS273
B9
VSS274
B8
VSS275
B7
VSS276
B5
VSS277
B3
VSS278
B2
VSS279
A35
VSS280
A32
VSS281
A29
VSS282
A26
VSS283
A23
VSS284
A20
VSS285
A3
w w w . c h i n a f i x . c o m
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR3 SO-DIMM A
Layout Note:
Place near DIMM
3A@1.5V
3A@1.5V3A@1.5V
3A@1.5V
0.65A@0.75V
0.65A@0.75V0.65A@0.75V
0.65A@0.75V
Layout Note:
Place near DIMM
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4
OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
For RF request
DDR_A_D31
DDR_A_D12
DDR_CKE0_DIMMA
DDR_A_D59
DDR_A_D6
DDR_A_MA3
DDR_CS1_DIMMA#
DDR_A_D39
DDR_A_BS1
DDR_A_DQS0
DDR_A_WE#
DDR_A_MA7
DDR_A_MA0
DDR_A_DQS7
DDR_A_D0
DDR_A_D57
DDR_A_D46
DDR_A_D28
DDR_A_D19
DDR_A_DQS#5
DDR_A_D51
DDR_A_D4
DDR_A_D30
DDR_A_DQS2
DDR_A_D44
DDR_A_RAS#
DDR_A_D33
DDR_A_D58
DDR_A_DQS3
DDR_A_MA8
DDR_CS0_DIMMA#
DDR_A_D10
DDR_A_MA6
DDR_A_D27
DDR_A_D3
DDR3_DRAMRST#
DDR_A_MA10
DDR_A_DQS#7
DDR_A_D1
DDR_A_DQS#6
DDR_A_D40
DDR_A_MA9
DDR_A_D16
DDR_A_D29
DDR_A_DQS#4
DDR_A_D52
DDR_A_DQS5
DDR_A_D54
DDR_A_D49
DDR_A_BS2
DDR_A_D45
DDR_A_D9
DDR_A_D7
DDR_A_MA1
DDR_A_D13
DDR_A_D20
DDR_A_D60
DDR_A_BS0
DDR_A_CAS# M_ODT0
DDR_A_D37
DDR_A_MA5
DDR_A_DQS#1
DDR_A_MA14
DDR_A_D55
DDR_A_MA4
DDR_A_D21
DDR_A_D62
DDR_A_D24
DDR_A_D15
DDR_A_D23
DDR_A_D56
DDR_A_D53
DDR_A_D47
DDR_A_D18
M_ODT1
DDR_A_D43
DDR_A_D34
M_CLK_DDR1
M_CLK_DDR#1
DDR_A_D48
DDR_A_DQS#2
DDR_A_D11
DDR_A_D38
M_CLK_DDR0
M_CLK_DDR#0
DDR_A_DQS#3
DDR_A_D32
DDR_A_D8
DDR_A_DQS1
DDR_A_MA13
DDR_A_MA11
DDR_A_D50
DDR_A_D61
DDR_A_MA2
DDR_A_D41
DDR_A_D17
DDR_A_D36
DDR_A_D26
DDR_A_D63
DDR_A_D2
DDR_A_D5
DDR_A_D22
DDR_A_D25
DDR_A_DQS6
DDR_A_D35
DDR_A_D14
DDR_A_MA12
DDR_A_DQS#0
DDR_A_DQS4
DDR_A_D42
DDR_CKE1_DIMMA
+VREF_CA
+VREF_DQ_DIMMA
DDR_A_MA15
SMB_CLK_S3
SMB_DATA_S3
DDR_A_DQS#[0..7]<7>
DDR_A_D[0..63]<7>
DDR_A_DQS[0..7]<7>
DDR_A_MA[0..15]<7>
DDR_CKE0_DIMMA<7>
DDR_A_BS2<7>
M_CLK_DDR0<7>
M_CLK_DDR#0<7>
DDR_A_BS0<7>
DDR_A_WE#<7>
DDR_A_CAS#<7>
DDR_CS1_DIMMA#<7>
DDR_CKE1_DIMMA <7>
DDR_A_BS1 <7>
DDR_A_RAS# <7>
DDR_CS0_DIMMA# <7>
M_ODT0 <7>
M_CLK_DDR1 <7>
M_CLK_DDR#1 <7>
M_ODT1 <7>
DDR3_DRAMRST# <13,7>
SMB_CLK_S3 <13,15,38,46>
SMB_DATA_S3 <13,15,38,46>
+0.75VS
+3VS
+VREF_DQ_DIMMA
+0.75VS
+1.5V+1.5V
+1.5V
+1.5V
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT1
Custom
12 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT1
Custom
12 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT1
Custom
12 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
C1065
0.047U_0402_16V4Z
@
C1065
0.047U_0402_16V4Z
@
1
2
C156
0.1U_0402_10V6K
C156
0.1U_0402_10V6K
1
2
C151
10U_0603_6.3V6M
@
C151
10U_0603_6.3V6M
@
1
2
+
C148
220U_6.3V_M
+
C148
220U_6.3V_M
1
2
C1066
0.047U_0402_16V4Z
@
C1066
0.047U_0402_16V4Z
@
1
2
R82
10K_0402_5%
R82
10K_0402_5%
1 2
C154
0.1U_0402_10V6K
C154
0.1U_0402_10V6K
1
2
C159
1U_0402_6.3V6K
C159
1U_0402_6.3V6K
1
2
R78
1K_0402_1%
R78
1K_0402_1%
12
C145
10U_0603_6.3V6M
C145
10U_0603_6.3V6M
1
2
R81
1K_0402_1%
R81
1K_0402_1%
12
C160
1U_0402_6.3V6K
C160
1U_0402_6.3V6K
1
2
C140
0.1U_0402_10V6K
C140
0.1U_0402_10V6K
1
2
R79
1K_0402_1%
R79
1K_0402_1%
12
C288
1U_0402_6.3V6K
C288
1U_0402_6.3V6K
1
2
R80
1K_0402_1%
R80
1K_0402_1%
12
C146
10U_0603_6.3V6M
C146
10U_0603_6.3V6M
1
2
C153
10U_0603_6.3V6M
C153
10U_0603_6.3V6M
1
2
C143
10U_0603_6.3V6M
C143
10U_0603_6.3V6M
1
2
C149
0.1U_0402_10V6K
C149
0.1U_0402_10V6K
1
2
C144
10U_0603_6.3V6M
C144
10U_0603_6.3V6M
1
2
JDIMM1
LCN_DAN06-K4806-0103
ME@
JDIMM1
LCN_DAN06-K4806-0103
ME@
VREF_DQ
1
VSS1
2
VSS2
3
DQ4
4
DQ0
5
DQ5
6
DQ1
7
VSS3
8
VSS4
9
DQS#0
10
DM0
11
DQS0
12
VSS5
13
VSS6
14
DQ2
15
DQ6
16
DQ3
17
DQ7
18
VSS7
19
VSS8
20
DQ8
21
DQ12
22
DQ9
23
DQ13
24
VSS9
25
VSS10
26
DQS#1
27
DM1
28
DQS1
29
RESET#
30
VSS11
31
VSS12
32
DQ10
33
DQ14
34
DQ11
35
DQ15
36
VSS13
37
VSS14
38
DQ16
39
DQ20
40
DQ17
41
DQ21
42
VSS15
43
VSS16
44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS18
49
DQ22
50
DQ18
51
DQ23
52
DQ19
53
VSS19
54
VSS20
55
DQ28
56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS22
61
DQS#3
62
DM3
63
DQS3
64
VSS23
65
VSS24
66
DQ26
67
DQ30
68
DQ27
69
DQ31
70
VSS25
71
VSS26
72
A12/BC#
83
A11
84
A9
85
A7
86
VDD5
87
VDD6
88
A8
89
A6
90
CKE0
73
CKE1
74
VDD1
75
VDD2
76
NC1
77
A15
78
BA2
79
A14
80
VDD3
81
VDD4
82
A5
91
A4
92
VDD7
93
VDD8
94
A3
95
A2
96
A1
97
A0
98
VDD9
99
VDD10
100
CK0
101
CK1
102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#
113
S0#
114
CAS#
115
ODT0
116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27
127
VSS28
128
DQ32
129
DQ36
130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32
139
DQ38
140
DQ34
141
DQ39
142
DQ35
143
VSS33
144
VSS34
145
DQ44
146
DQ40
147
DQ45
148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42
157
DQ46
158
DQ43
159
DQ47
160
VSS39
161
VSS40
162
DQ48
163
DQ52
164
DQ49
165
DQ53
166
VSS41
167
VSS42
168
DQS#6
169
DM6
170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56
181
DQ61
182
DQ57
183
VSS47
184
VSS48
185
DQS#7
186
DM7
187
DQS7
188
VSS49
189
VSS50
190
DQ58
191
DQ62
192
DQ59
193
DQ63
194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1
201
SCL
202
VTT1
203
VTT2
204
G1
205
G2
206
C150
2.2U_0603_6.3V6K
C150
2.2U_0603_6.3V6K
1
2
C155
0.1U_0402_10V6K
C155
0.1U_0402_10V6K
1
2
C290
2.2U_0603_6.3V6K
C290
2.2U_0603_6.3V6K
1
2
C162
0.1U_0402_10V6K
C162
0.1U_0402_10V6K
1
2
C141
2.2U_0603_6.3V6K
C141
2.2U_0603_6.3V6K
1
2
R83
10K_0402_5%
R83
10K_0402_5%
12
C142
10U_0603_6.3V6M
@
C142
10U_0603_6.3V6M
@
1
2
C1064
0.047U_0402_16V4Z
@
C1064
0.047U_0402_16V4Z
@
1
2
C147
0.1U_0402_10V6K
C147
0.1U_0402_10V6K
1
2
C158
1U_0402_6.3V6K
C158
1U_0402_6.3V6K
1
2
C152
10U_0603_6.3V6M
C152
10U_0603_6.3V6M
1
2
w w w . c h i n a f i x . c o m
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Layout Note:
Place near DIMM
3A@1.5V
3A@1.5V3A@1.5V
3A@1.5V
0.65A@0.75V
0.65A@0.75V0.65A@0.75V
0.65A@0.75V
Layout Note:
Place near DIMM
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4
For RF request
DDR_B_D36
DDR_B_D63
DDR_B_MA15
DDR_B_D39
DDR_B_BS1
DDR_B_MA7
DDR_B_MA0
DDR_B_DQS7
DDR_B_D46
DDR_B_DQS#5
DDR_B_D44
DDR_B_RAS#
DDR_CS2_DIMMB#
DDR_B_MA6
DDR_B_DQS#7
DDR_B_D52
DDR_B_DQS5
DDR_B_D54
DDR_B_D45
DDR_B_D60
M_ODT2
DDR_B_D37
DDR_B_MA14
DDR_B_D55
DDR_B_MA4
DDR_B_D62
DDR_B_D53
DDR_B_D47
M_ODT3
M_CLK_DDR3
M_CLK_DDR#3
DDR_B_D38
DDR_B_MA11
DDR_B_D61
DDR_B_MA2
SMB_CLK_S3
SMB_DATA_S3
DDR_B_DQS6
DDR_B_D35
DDR_B_MA12
DDR_B_DQS4
DDR_B_D42
DDR_CKE2_DIMMB
DDR_B_D59
DDR_B_MA3
DDR_CS3_DIMMB#
DDR_B_WE#
DDR_B_D57
DDR_B_D51
DDR_B_D33
DDR_B_D58
DDR_B_MA8
DDR_B_MA10
DDR_B_DQS#6
DDR_B_D40
DDR_B_MA9
DDR_B_DQS#4
DDR_B_D49
DDR_B_BS2
DDR_B_MA1
DDR_B_BS0
DDR_B_CAS#
DDR_B_MA5
DDR_B_D56
DDR_B_D43
DDR_B_D34
DDR_B_D48
M_CLK_DDR2
M_CLK_DDR#2
DDR_B_D32
DDR_B_MA13
DDR_B_D50
DDR_B_D41
+VREF_CB
DDR_B_D5
DDR_B_D22
DDR_B_D14
DDR_B_DQS#0
DDR_B_D31
DDR_B_D12
DDR_B_D6
DDR_B_DQS0
DDR_B_D28
DDR_B_D4
DDR_B_D30
DDR_B_DQS3
DDR3_DRAMRST#
DDR_B_D29
DDR_B_D7
DDR_B_D13
DDR_B_D20
DDR_B_D21
DDR_B_D15
DDR_B_D23
DDR_B_DQS#3
DDR_CKE3_DIMMB
DDR_B_D26
DDR_B_D2
DDR_B_D25
+VREF_DQ_DIMMB
DDR_B_D0
DDR_B_D19
DDR_B_DQS2
DDR_B_D10
DDR_B_D27
DDR_B_D3
DDR_B_D1
DDR_B_D16
DDR_B_D9
DDR_B_DQS#1
DDR_B_D24
DDR_B_D18
DDR_B_DQS#2
DDR_B_D11
DDR_B_D8
DDR_B_DQS1
DDR_B_D17
DDR3_DRAMRST# <12,7>
DDR_B_DQS#[0..7]<7>
DDR_B_D[0..63]<7>
DDR_B_DQS[0..7]<7>
DDR_B_MA[0..15]<7>
DDR_CKE3_DIMMB <7>
M_CLK_DDR3 <7>
M_CLK_DDR#3 <7>
DDR_B_BS1 <7>
DDR_B_RAS# <7>
DDR_CS2_DIMMB# <7>
M_ODT2 <7>
M_ODT3 <7>
SMB_DATA_S3 <12,15,38,46>
SMB_CLK_S3 <12,15,38,46>
DDR_B_BS2<7>
DDR_CKE2_DIMMB<7>
M_CLK_DDR2<7>
M_CLK_DDR#2<7>
DDR_B_BS0<7>
DDR_B_WE#<7>
DDR_B_CAS#<7>
DDR_CS3_DIMMB#<7>
+0.75VS
+3VS
+0.75VS
+1.5V
+1.5V
+1.5V
+1.5V
+VREF_DQ_DIMMB
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT2
13 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT2
13 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
0.2
DDRIII-SODIMM SLOT2
13 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Compal Electronics, Inc.
LA-8692P
C178
0.1U_0402_10V6K
C178
0.1U_0402_10V6K
1
2
C161
10U_0603_6.3V6M
@
C161
10U_0603_6.3V6M
@
1
2
C281
2.2U_0603_6.3V6K
C281
2.2U_0603_6.3V6K
1
2
C174
1U_0402_6.3V6K
C174
1U_0402_6.3V6K
1
2
JDIMM2
TYCO_2-2013287-1
ME@
JDIMM2
TYCO_2-2013287-1
ME@
VREF_DQ
1
VSS1
2
VSS2
3
DQ4
4
DQ0
5
DQ5
6
DQ1
7
VSS3
8
VSS4
9
DQS#0
10
DM0
11
DQS0
12
VSS5
13
VSS6
14
DQ2
15
DQ6
16
DQ3
17
DQ7
18
VSS7
19
VSS8
20
DQ8
21
DQ12
22
DQ9
23
DQ13
24
VSS9
25
VSS10
26
DQS#1
27
DM1
28
DQS1
29
RESET#
30
VSS11
31
VSS12
32
DQ10
33
DQ14
34
DQ11
35
DQ15
36
VSS13
37
VSS14
38
DQ16
39
DQ20
40
DQ17
41
DQ21
42
VSS15
43
VSS16
44
DQS#2
45
DM2
46
DQS2
47
VSS17
48
VSS18
49
DQ22
50
DQ18
51
DQ23
52
DQ19
53
VSS19
54
VSS20
55
DQ28
56
DQ24
57
DQ29
58
DQ25
59
VSS21
60
VSS22
61
DQS#3
62
DM3
63
DQS3
64
VSS23
65
VSS24
66
DQ26
67
DQ30
68
DQ27
69
DQ31
70
VSS25
71
VSS26
72
A12/BC#
83
A11
84
A9
85
A7
86
VDD5
87
VDD6
88
A8
89
A6
90
CKE0
73
CKE1
74
VDD1
75
VDD2
76
NC1
77
A15
78
BA2
79
A14
80
VDD3
81
VDD4
82
A5
91
A4
92
VDD7
93
VDD8
94
A3
95
A2
96
A1
97
A0
98
VDD9
99
VDD10
100
CK0
101
CK1
102
CK0#
103
CK1#
104
VDD11
105
VDD12
106
A10/AP
107
BA1
108
BA0
109
RAS#
110
VDD13
111
VDD14
112
WE#
113
S0#
114
CAS#
115
ODT0
116
VDD15
117
VDD16
118
A13
119
ODT1
120
S1#
121
NC2
122
VDD17
123
VDD18
124
NCTEST
125
VREF_CA
126
VSS27
127
VSS28
128
DQ32
129
DQ36
130
DQ33
131
DQ37
132
VSS29
133
VSS30
134
DQS#4
135
DM4
136
DQS4
137
VSS31
138
VSS32
139
DQ38
140
DQ34
141
DQ39
142
DQ35
143
VSS33
144
VSS34
145
DQ44
146
DQ40
147
DQ45
148
DQ41
149
VSS35
150
VSS36
151
DQS#5
152
DM5
153
DQS5
154
VSS37
155
VSS38
156
DQ42
157
DQ46
158
DQ43
159
DQ47
160
VSS39
161
VSS40
162
DQ48
163
DQ52
164
DQ49
165
DQ53
166
VSS41
167
VSS42
168
DQS#6
169
DM6
170
DQS6
171
VSS43
172
VSS44
173
DQ54
174
DQ50
175
DQ55
176
DQ51
177
VSS45
178
VSS46
179
DQ60
180
DQ56
181
DQ61
182
DQ57
183
VSS47
184
VSS48
185
DQS#7
186
DM7
187
DQS7
188
VSS49
189
VSS50
190
DQ58
191
DQ62
192
DQ59
193
DQ63
194
VSS51
195
VSS52
196
SA0
197
EVENT#
198
VDDSPD
199
SDA
200
SA1
201
SCL
202
VTT1
203
VTT2
204
G1
205
G2
206
C1069
0.047U_0402_16V4Z
@
C1069
0.047U_0402_16V4Z
@
1
2
C173
1U_0402_6.3V6K
C173
1U_0402_6.3V6K
1
2
C280
0.1U_0402_10V6K
C280
0.1U_0402_10V6K
1
2
C167
10U_0603_6.3V6M
C167
10U_0603_6.3V6M
1
2
C176
1U_0402_6.3V6K
C176
1U_0402_6.3V6K
1
2
C1067
0.047U_0402_16V4Z
@
C1067
0.047U_0402_16V4Z
@
1
2
C168
10U_0603_6.3V6M
C168
10U_0603_6.3V6M
1
2
R97 10K_0402_5%R97 10K_0402_5%
1 2
C175
1U_0402_6.3V6K
C175
1U_0402_6.3V6K
1
2
C169
0.1U_0402_10V6K
C169
0.1U_0402_10V6K
1
2
C289
2.2U_0603_6.3V6K
C289
2.2U_0603_6.3V6K
1
2
C177
2.2U_0603_6.3V6K
C177
2.2U_0603_6.3V6K
1
2
C1068
0.047U_0402_16V4Z
@
C1068
0.047U_0402_16V4Z
@
1
2
C282
10U_0603_6.3V6M
@
C282
10U_0603_6.3V6M
@
1
2
C172
0.1U_0402_10V6K
C172
0.1U_0402_10V6K
1
2
R95
10K_0402_5%
R95
10K_0402_5%
1 2
C166
10U_0603_6.3V6M
C166
10U_0603_6.3V6M
1
2
R86
1K_0402_1%
R86
1K_0402_1%
12
C165
10U_0603_6.3V6M
C165
10U_0603_6.3V6M
1
2
C164
10U_0603_6.3V6M
C164
10U_0603_6.3V6M
1
2
R85
1K_0402_1%
R85
1K_0402_1%
12
C157
0.1U_0402_10V6K
C157
0.1U_0402_10V6K
1
2
R84
1K_0402_1%
R84
1K_0402_1%
12
C170
0.1U_0402_10V6K
C170
0.1U_0402_10V6K
1
2
C163
10U_0603_6.3V6M
C163
10U_0603_6.3V6M
1
2
R87
1K_0402_1%
R87
1K_0402_1%
12
C171
0.1U_0402_10V6K
C171
0.1U_0402_10V6K
1
2
w w w . c h i n a f i x . c o m
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CMOS
HDD
Compal Electronics, Inc.
H
:
::
:
Integrated VRM enable
L
:
::
:
Integrated VRM disable
INTVRMEN
*
LOW= Disable (Default)
HIGH= Enable ( No Reboot )
*
*
Low = Disabled (Default)
High = Enabled [Flash Descriptor Security Overide]
This signal has a weak internal pull-down
On Die PLL VR Select is supplied by
1.5V when smapled high
1.8V when sampled low
Needs to be pulled High for Chief River platfrom
*
(INTVRMEN should always be pull high.)
W=20milsW=20mils
EC and Mini card debug port
ODD
SSD
4MB P/N : SA00003K800
2MB P/N : SA00003FO10
PCH_RTCX1
PCH_RTCX2
PCH_RTCX1
PCH_RTCRST#
SM_INTRUDER#
PCH_INTVRMEN
SM_INTRUDER#
HDA_SPKR
SPI_CLK_PCH
SPI_SI
SPI_SO_R
SPI_SB_CS0#
PCH_JTAG_TCK
PCH_SRTCRST#
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
HDA_SYNC
HDA_RST#
HDA_SDIN0
HDA_SDOUT
PCH_GPIO21
PCH_RTCX2
HDA_BIT_CLK
PCH_JTAG_TDO PCH_JTAG_TDIPCH_JTAG_TMS
LPC_AD2
LPC_FRAME#
LPC_AD0
LPC_AD3
LPC_AD1
SATA_COMP
RBIAS_SATA3
SATA3_COMP
HDA_BIT_CLK
HDA_RST#
HDA_SDOUT
HDA_SPKR
HDA_SDOUT
HDA_SYNC
SPI_WP#
SPI_HOLD#
SPI_WP#
SPI_HOLD#
SPI_SB_CS0#_R
SPI_SO_R SPI_SO_L
SPI_SI_R
SPI_CLK_PCH_0
SPI_CLK_PCH
SPI_SB_CS0#
PCH_GPIO33
SATA_ITX_DRX_P0
SATA_ITX_DRX_N0
SATA_DTX_C_IRX_N0
SATA_DTX_C_IRX_P0
SATA_ITX_C_DRX_N0
SATA_ITX_C_DRX_P0
SPI_SI
SATA_ITX_DRX_N2_CONN
SATA_DTX_C_IRX_N2
SATA_ITX_DRX_P2_CONN
SATA_DTX_C_IRX_P2
SATA_ITX_C_DRX_N2
SATA_ITX_C_DRX_P2
ME_FLASH
HDA_SYNC
SATA_ITX_DRX_P1
SATA_ITX_DRX_N1
SATA_DTX_C_IRX_N1
SATA_DTX_C_IRX_P1
SATA_ITX_C_DRX_N1
SATA_ITX_C_DRX_P1
PCH_INTVRMEN
SPI_CLK_PCH
HDA_SYNC_R
PCH_GPIO13
SATA_DET#
SERIRQ
SPI_CS1#
HDD_LED#
SPI_CLK_PCHSPI_WP#_1
SPI_HOLD#_1
SPI_CS1#_R
SPI_SO_R SPI_SO_L1
SPI_CS1#
SPI_SI_R1
SPI_CLK_PCH_1
SPI_SI
SPI_WP#_1
SPI_HOLD#_1
HDA_SPKR<43>
LPC_AD0 <38,45>
LPC_AD1 <38,45>
LPC_AD2 <38,45>
LPC_AD3 <38,45>
LPC_FRAME# <38,45>
HDA_SYNC_AUDIO<43>
HDA_SDOUT_AUDIO
<43>
HDA_RST_AUDIO#<43>
HDA_BITCLK_AUDIO
<43>
SATA_DTX_C_IRX_N0 <38>
SATA_DTX_C_IRX_P0 <38>
SATA_ITX_DRX_N0 <38>
SATA_ITX_DRX_P0 <38>
SATA_DTX_C_IRX_P2 <42>
SATA_ITX_DRX_N2_CONN <42>
SATA_DTX_C_IRX_N2 <42>
SATA_ITX_DRX_P2_CONN <42>
ME_FLASH<45>
SATA_ITX_DRX_N1 <42>
SATA_ITX_DRX_P1 <42>
SATA_DTX_C_IRX_N1 <42>
SATA_DTX_C_IRX_P1 <42>
HDA_SDIN0<43>
SATA_DET# <38>
SERIRQ <45>
HDD_LED# <47>
+RTCVCC
+RTCVCC
+1.05VS_VCC_SATA
+1.05VS_SATA3
+3VS
+3V_PCH
+3VS
+3VS
+RTCBATT+RTCVCC
+3VS
+5VS
+3VS
+3V_PCH
+3V_PCH +3V_PCH +3V_PCH
+3V_PCH
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PCH (1/9) SATA,HDA,SPI, LPC, XDP
Custom
14 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PCH (1/9) SATA,HDA,SPI, LPC, XDP
Custom
14 66Saturday, April 28, 2012
2011/07/21 2012/12/31
Title
Size Document Number Rev
Date: Sheet of
Security Classification
Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date
Deciphered Date
LA-8692P
0.2
PCH (1/9) SATA,HDA,SPI, LPC, XDP
Custom
14 66Saturday, April 28, 2012
2011/07/21 2012/12/31
R108 1K_0402_5%R108 1K_0402_5%
12
R103 20K_0402_5%R103 20K_0402_5%
1 2
R128
100_0402_1%
@
R128
100_0402_1%
@
12
R118
33_0402_5%
R118
33_0402_5%
1 2
C180
18P_0402_50V8J
C180
18P_0402_50V8J
1
2
RTCIHDA
SATA
LPC
SPI
JTAG
SATA 6G
U4A
PANTHER-POINT_FCBGA989
RTCIHDA
SATA
LPC
SPI
JTAG
SATA 6G
U4A
PANTHER-POINT_FCBGA989
RTCX1
A20
RTCX2
C20
INTVRMEN
C17
INTRUDER#
K22
HDA_BCLK
N34
HDA_SYNC
L34
HDA_RST#
K34
HDA_SDIN0
E34
HDA_SDIN1
G34
HDA_SDIN2
C34
HDA_SDO
A36
SATALED#
P3
FWH0 / LAD0
C38
FWH1 / LAD1
A38
FWH2 / LAD2
B37
FWH3 / LAD3
C37
LDRQ1# / GPIO23
K36
FWH4 / LFRAME#
D36
LDRQ0#
E36
RTCRST#
D20
HDA_SDIN3
A34
HDA_DOCK_EN# / GPIO33
C36
HDA_DOCK_RST# / GPIO13
N32
SRTCRST#
G22
SATA0RXN
AM3
SATA0RXP
AM1
SATA0TXN
AP7
SATA0TXP
AP5
SATA1RXN
AM10
SATA1RXP
AM8
SATA1TXN
AP11
SATA1TXP
AP10
SATA2RXN
AD7
SATA2RXP
AD5
SATA2TXN
AH5
SATA2TXP
AH4
SATA3RXN
AB8
SATA3RXP
AB10
SATA3TXN
AF3
SATA3TXP
AF1
SATA4RXN
Y7
SATA4RXP
Y5
SATA4TXN
AD3
SATA4TXP
AD1
SATA5RXN
Y3
SATA5RXP
Y1
SATA5TXN
AB3
SATA5TXP
AB1
SATAICOMPI
Y10
SPI_CLK
T3
SPI_CS0#
Y14
SPI_CS1#
T1
SPI_MOSI
V4
SPI_MISO
U3
SATA0GP / GPIO21
V14
SATA1GP / GPIO19
P1
JTAG_TCK
J3
JTAG_TMS
H7
JTAG_TDI
K5
JTAG_TDO
H1
SERIRQ
V5
SPKR
T10
SATAICOMPO
Y11
SATA3COMPI
AB13
SATA3RCOMPO
AB12
SATA3RBIAS
AH1
R116
33_0402_5%
R116
33_0402_5%
1 2
C1850.01U_0402_16V7K C1850.01U_0402_16V7K
12
R123
200_0402_5%
@
R123
200_0402_5%
@
12
R109
0_0402_5%
R109
0_0402_5%
1 2
R131
33_0402_5%
R131
33_0402_5%
1 2
R120
10K_0402_5%
R120
10K_0402_5%
12
C1840.01U_0402_16V7K C1840.01U_0402_16V7K
12
C1860.01U_0402_16V7K C1860.01U_0402_16V7K
12
G
D
S
Q10
BSS138_NL_SOT23-3
G
D
S
Q10
BSS138_NL_SOT23-3
2
13
R106 1K_0402_5%@R106 1K_0402_5%@
12
R122
200_0402_5%
@
R122
200_0402_5%
@
12
R100 20K_0402_5%R100 20K_0402_5%
1 2
C190
22P_0402_50V8J
@
C190
22P_0402_50V8J
@
Y1
32.768KHZ_12.5PF_CM31532768DZFT
Y1
32.768KHZ_12.5PF_CM31532768DZFT
1 2
C2730.01U_0402_16V7K C2730.01U_0402_16V7K
12
R303
0_0402_5%
R303
0_0402_5%
1 2
R110
51_0402_5%
R110
51_0402_5%
12
R129
3.3K_0402_5%
R129
3.3K_0402_5%
1 2
R125
100_0402_1%
@
R125
100_0402_1%
@
12
C179
1U_0603_10V6K
C179
1U_0603_10V6K
1
2
R1353
1M_0402_5%
R1353
1M_0402_5%
12
R113
49.9_0402_1%
R113
49.9_0402_1%
1 2
R317 10K_0402_5%
@
R317 10K_0402_5%
@
12
R102 330K_0402_5%R102 330K_0402_5%
1 2
R101 1M_0402_5%R101 1M_0402_5%
1 2
C191
0.1U_0402_16V4Z
C191
0.1U_0402_16V4Z
1 2
R111
37.4_0402_1%
R111
37.4_0402_1%
1 2
R299
33_0402_5%
R299
33_0402_5%
1 2
U9
W25Q16BVSSIG_SO8
U9
W25Q16BVSSIG_SO8
CS#
1
DO(IO1)
2
WP#(IO2)
3
GND
4
VCC
8
HOLD#(IO3)
7
CLK
6
DI(IO0)
5
C2720.01U_0402_16V7K C2720.01U_0402_16V7K
12
C182
1U_0603_10V6K
C182
1U_0603_10V6K
1
2
R115 750_0402_1%R115 750_0402_1%
1 2
R119
10K_0402_5%
R119
10K_0402_5%
12
R316 10K_0402_5%R316 10K_0402_5%
12
JME
SHORT PADS
JME
SHORT PADS
12
R246
3.3K_0402_5%
R246
3.3K_0402_5%
1 2
C275
0.1U_0402_16V4Z
C275
0.1U_0402_16V4Z
1 2
R104 10K_0402_5%R104 10K_0402_5%
12
R126
100_0402_1%
@
R126
100_0402_1%
@
12
R130
0_0402_5%
R130
0_0402_5%
1 2
C1870.01U_0402_16V7K C1870.01U_0402_16V7K
12
R204
33_0402_5%
R204
33_0402_5%
1 2
R98 10M_0402_5%R98 10M_0402_5%
1 2
R121
200_0402_5%
@
R121
200_0402_5%
@
12
R124
33_0402_5%
@
R124
33_0402_5%
@
12
JCMOS
SHORT PADS
JCMOS
SHORT PADS
12
R292
3.3K_0402_5%
R292
3.3K_0402_5%
1 2
R112
33_0402_5%
R112
33_0402_5%
1 2
R298
33_0402_5%
R298
33_0402_5%
1 2
R294
33_0402_5%
R294
33_0402_5%
1 2
R127
3.3K_0402_5%
R127
3.3K_0402_5%
1 2
R107 1K_0402_1%@R107 1K_0402_1%@
1 2
R105 1K_0402_5%@R105 1K_0402_5%@
1 2
R99
1K_0402_5%
R99
1K_0402_5%
1 2
C183
1U_0603_10V6K
C183
1U_0603_10V6K
1
2
U5
W25Q32BVSSIG_SO8
U5
W25Q32BVSSIG_SO8
CS#
1
DO
2
WP#
3
GND
4
VCC
8
HOLD#
7
CLK
6
DI
5
C181
18P_0402_50V8J
C181
18P_0402_50V8J
1
2
R133
33_0402_5%
R133
33_0402_5%
1 2
R114
33_0402_5%
R114
33_0402_5%
1 2
剩余65页未读,继续阅读
211 浏览量
105 浏览量
200 浏览量
1173 浏览量
656 浏览量
VinCente
- 粉丝: 154
- 资源: 26
上传资源 快速赚钱
- 我的内容管理 展开
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
最新资源
- Java极富客户端开发书籍 用java做最酷的效果
- ABAQUS常见问题解答
- maven指令的使用方法
- S3C2410完全开发流程
- 网络经典命令,可用于基本的操作
- 资料\基于J2EE的客运信息管理系统数据持久层的JDBC解决方案.pdf
- 搜索引擎优化魔法书.pdf
- django构建web2.0网站实例(英文)
- 单片机学习板--mcu_bus光盘\说明书
- 基于J2EE_MVC的就业管理信息系统的研究.pdf
- USB驱动开发教程(比较好的介绍了USB驱动机理)
- 在windows下如何安装LINUX虚拟机
- 《苹果脚本跟我学》苹果脚本跟我学,要学习苹果的脚本的同志们可以借鉴一下,很不错的,言简意赅,怎么老是标题写得详细些,这个笨蛋说什么呢?
- 路由器知识全集.pdf
- 用wdm开发USB驱动.pdf
- Struts2 轻松入门
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功