ARMv8架构概述：A64与A32/T32新指令集详解

5星 · 超过95%的资源需积分: 41 131 浏览量更新于2024-07-26 收藏 455KB PDF 举报

ARMv8指令集概述文档（PRD03-GENC-010197）是ARM Limited在2011年发布的重要资料，主要关注的是ARMv8架构，特别是A64指令集，这是ARMv8状态下的主要新指令集。此外，文档还涵盖了自ARMv7-A以来添加到A32和T32指令集中的新指令，以便在AArch32状态下使用。A64指令集的介绍侧重于推荐的架构级汇编语言表示，这对于理解和实现ARMv8技术至关重要。文档的主要目标是提供对ARMv8体系结构的高层次理解，包括其指令集设计原则、新的指令集特性、性能提升以及向后兼容性策略。A64架构引入了64位操作，支持更高效的数据处理和扩展内存访问，比如SIMD（单指令多数据）和矢量处理能力。同时，对于A32和T32指令集的更新，确保了在现有设备上平滑升级的同时，能够充分利用新功能。关键词包括AArch64、A64、AArch32、A32、T32和ARMv8，表明了文档的焦点在于这些新型架构和指令集之间的对比与集成。版权信息提醒读者，该文档受版权保护，未经ARM Limited事先书面许可，不得复制或实施其中的内容，可能涉及的专利权也需得到尊重。学习和应用ARMv8指令集时，理解文档中的体系结构描述、指令编码格式、寻址模式以及数据处理方式等核心概念是至关重要的。此外，开发者还需要注意文档中提到的性能优化建议和安全注意事项，以确保代码的高效性和可移植性。总体来说，这份文档是开发人员、架构设计师和研究者深入探究ARMv8技术的必备参考资料。

ARMv8 Instruction Set Overview

PRD03-GENC-010197

2. Instructions which are truly conditionally executed (i.e. when the condition is false they have no effect on

the architectural state, aside from advancing the program counter) have the condition appended to the

instruction with a '.' delimiter. For example B.EQ.

3. If there is more than one instruction extension, then the conditional extension is always last.

4. Where a conditional instruction has qualifiers, the qualifiers follow the condition.

5. Instructions which are unconditionally executed, but use the condition flags as a source operand, will

specify the condition to test in their final operand position, e.g. CSEL Wd,Wm,Wn,NE

To aid portability an A64 assembler may also provide the old UAL conditional mnemonics, so long as they have

direct equivalents in the A64 ISA. However, the UAL mnemonics will not be generated by an A64 disassembler –

their use is deprecated in 64-bit assembler code, and may cause a warning or error if backward compatibility is

not explicitly requested by the programmer.

The full list of condition codes is as follows:

Encoding

Name

alias)

Meaning (integer) Meaning (floating point) Flags

0000 EQ

Equal Equal

Z==1

0001 NE

Not equal Not equal, or unordered

Z==0

0010

(CS)

Unsigned higher or same

(Carry set)

Greater than, equal, or unordered

C==1

0011

(CC)

Unsigned lower

(Carry clear)

Less than

C==0

0100 MI

Minus (negative) Less than

N==1

0101 PL

Plus (positive or zero) Greater than, equal, or unordered

N==0

0110 VS

Overflow set Unordered

V==1

0111 VC

Overflow clear Ordered

V==0

1000 HI

Unsigned higher Greater than, or unordered

C==1 && Z==0

1001 LS

Unsigned lower or same Less than or equal

!(C==1 && Z==0)

1010 GE

Signed greater than or

equal

Greater than or equal

N==V

1011 LT

Signed less than Less than or unordered

N!=V

1100 GT

Signed greater than Greater than

Z==0 && N==V

1101 LE

Signed less than or equal Less than, equal, or unordered

!(Z==0 && N==V)

1110 AL

1111 NV

†

Always Always

Any

†The condition code NV exists only to provide a valid disassembly of the ‘1111b’ encoding, and otherwise behaves

identically to AL.

ARMv8 Instruction Set Overview

PRD03-GENC-010197

4.4 Register Names

4.4.1 General purpose (integer) registers

The thirty one general purpose registers in the main integer register bank are named R0 to R30, with special

registers are used in a specific instruction form, they must be further qualified to indicate the operand data size (32

or 64 bits) – and hence the instruction’s data size.

The qualified names for the general purpose registers are as follows, where ‘n’ is the register number 0 to 30:

Size (bits)

32b 64b

Name

Wn Xn

Where register number 31 represents read zero or discard result (aka the “zero register”):

Size (bits)

32b 64b

Name

WZR XZR

Where register number 31 represents the stack pointer:

Size (bits)

32b 64b

Name

WSP

In more detail:

• The names Xn and Wn refer to the same architectural register.

• There is no register named W31 or X31.

• For instruction operands where register 31 in interpreted as the 64-bit stack pointer, it is represented by

the name SP. For operands which do not interpret register 31 as the 64-bit stack pointer this name shall

cause an assembler error.

• The name WSP represents register 31 as the stack pointer in a 32-bit context. It is provided only to allow a

valid disassembly, and should not be seen in correctly behaving 64-bit code.

• For instruction operands which interpret register 31 as the zero register, it is represented by the name XZR

in 64-bit contexts, and WZR in 32-bit contexts. In operand positions which do not interpret register 31 as

the zero register these names shall cause an assembler error.

• Where a mnemonic is overloaded (i.e. can generate different instruction encodings depending on the data

size), then an assembler shall determine the precise form of the instruction from the size of the first

some cases a register may have a different size (e.g. an address base register is always 64 bits), and a

source register may be smaller than the destination if it contains a word, halfword or byte that is being

widened by the instruction to 64 bits.

• The architecture does not define a special name for register 30 that reflects its special role as the link

Standard.

ARMv8 Instruction Set Overview

PRD03-GENC-010197

4.4.2 FP/SIMD registers

The thirty two registers in the FP/SIMD register bank named V0 to V31 are used to hold floating point

operands for the scalar floating point instructions, and both scalar and vector operands for the Advanced

SIMD instructions. As with the general purpose integer registers, when they are used in a specific instruction

form the names must be further qualified to indicate the data shape (i.e. the data element size and number of

elements or lanes) held within them.

Note however that the data type, i.e. the interpretation of the bits within each register or vector element –

integer (signed, unsigned or irrelevant), floating point, polynomial or cryptographic hash – is not described by

the register name, but by the instruction mnemonics which operate on them. For more details see the

Advanced SIMD description in §5.7.

4.4.2.1 SIMD scalar register

In Advanced SIMD and floating point instructions which operate on scalar data the FP/SIMD registers behave

similarly to the main general-purpose integer registers, i.e. only the lower bits are accessed, with the unused

high bits ignored on a read and set to zero on a write. The qualified names for scalar FP/SIMD names indicate

the number of significant bits as follows, where ‘n’ is a register number 0 to 31:

Size (bits)

8b 16b

32b 64b 128b

Name

Bn Hn Sn Dn Qn

4.4.2.2 SIMD vector register

When a register holds multiple data elements on which arithmetic will be performed in a parallel, SIMD

fashion, then a qualifier describes the vector shape: i.e. the element size, and the number of elements or

“lanes”. Where “bits



lanes” does not equal 128, the upper 64 bits of the register are ignored when read and

set to zero on a write.

The fully qualified SIMD vector register names are as follows, where ‘n’ is the register number 0 to 31:

Shape (bits



lanes)



8 8b



16 16b



16b



32b



32b



4 64b



1 64b



Name

Vn.8B Vn.16B Vn.4H Vn.8H Vn.2S Vn.4S Vn.1D Vn.2D

4.4.2.3 SIMD vector element

Where a single element from a SIMD vector register is used as a scalar operand, this is indicated by

appending a constant, zero-based “element index” to the vector register name, inside square brackets. The

number of lanes is not represented, since it is not encoded, and may only be inferred from the index value.

Size (bits)

8b 16b 32b 64b

Name

Vn.B[i] Vn.H[i] Vn.S[i] Vn.D[i]

However an assembler shall accept a fully qualified SIMD vector register name as in §4.4.2.2, so long as the

number of lanes is greater than the index value. For example the following forms will both be accepted by an

assembler as the name for the 32-bit element in bits <63:32> of SIMD register 9:

V9.S[1] standard disassembly

V9.2S[1] optional number of lanes

V9.4S[1] optional number of lanes

ARMv8 Instruction Set Overview

PRD03-GENC-010197

4.5 Load/Store Addressing Modes

Load/store addressing modes in the A64 instruction set broadly follows T32 consisting of a 64-bit base register

(Xn or SP) plus an immediate or register offset.

Type Immediate Offset

Simple register (exclusive)

[base{,#0}]

n/a n/a

Offset

[base{,#imm}] [base,Xm{,LSL #imm}] [base,Wm,(S|U)XTW {#imm}]

Pre-indexed

[base,#imm]!

n/a n/a

Post-indexed

[base],#imm

n/a n/a

PC-relative (literal) load

label

n/a n/a

• An immediate offset is encoded in various ways, depending on the type of load/store instruction:

Bits Sign Scaling Write-

back?

Load/Store Type

0 -

- - exclusive / acquire / release

7 signed

scaled option register pair

9 signed

unscaled option single register

12 unsigned

scaled no single register

• Where an immediate offset is scaled, it is encoded as a multiple of the data access size (except PC-

relative loads, where it is always a word multiple). The assembler always accepts a byte offset, which is

converted to the scaled offset for encoding, and a disassembler decodes the scaled offset encoding and

displays it as a byte offset. The range of byte offsets supported therefore varies according to the type of

load/store instruction and the data access size.

• The "post-indexed" forms mean that the memory address is the base register value, then base plus

offset is written back to the base register.

• The "pre-indexed" forms mean that the memory address is the base register value plus offset, then the

computed address is written back to the base register.

• A “register offset” means that the memory address is the base register value plus the value of 64-bit index

• An “extended register offset” means that the memory address is the base register value plus the value of

32-bit index register Wm, sign or zero extended to 64 bits, then optionally scaled by the access size.

• An assembler should accept Xm as an extended index register, though Wm is preferred.

• The pre/post-indexed forms are not available with a register offset.

• There is no "down" option, so subtraction from the base register requires a negative signed immediate

offset (two's complement) or a negative value in the index register.

• When the base register is SP the stack pointer is required to be quadword (16 byte, 128 bit) aligned prior

to the address calculation and write-backs – misalignment will cause a stack alignment fault. The stack

pointer may not be used as an index register.

• Use of the program counter (PC) as a base register is implicit in literal load instructions and not permitted

in other load or store instructions. Literal loads do not include byte and halfword forms. See section 5

below for the definition of label.

剩余111页未读，继续阅读

hitotubasichen

粉丝: 0
资源: 1

ARMv8架构概述：A64与A32/T32新指令集详解

Armv8-A Instruction Set Architecture.pdf

Armv8-A Instruction Set Architecture_armv8指令集_ARMv8

Arm A64 Instruction Set Architecture Armv8, for Armv8-A architecture profile.pdf

Armv8-A Instruction Set Architecture_armv8指令集_ARMv8.zip

Armv8-A Instruction Set Architecture_armv8指令集_ARMv8_源码.zip

ARMv8_ISA_Overview（ARMv8指令集概述）.pdf

ARMv8-AArch64 ISA Overview.pdf

ARM Instruction Set Quick Reference Card

Arm A64 Instruction Set Architecture.pdf

ARM instruction set_arm_Microcontroller_

最新资源