DE1 SOC开发板完整引脚分配指南

 -- Copyright (C) 1991-2013 Altera Corporation
 -- Your use of Altera Corporation's design tools, logic functions 
 -- and other software and tools, and its AMPP partner logic 
 -- functions, and any output files from any of the foregoing 
 -- (including device programming or simulation files), and any 
 -- associated documentation or information are expressly subject 
 -- to the terms and conditions of the Altera Program License 
 -- Subscription Agreement, Altera MegaCore Function License 
 -- Agreement, or other applicable license agreement, including, 
 -- without limitation, that your use is for the sole purpose of 
 -- programming logic devices manufactured by Altera and sold by 
 -- Altera or its authorized distributors.  Please refer to the 
 -- applicable agreement for further details.
 -- 
 -- This is a Quartus II output file. It is for reporting purposes only, and is
 -- not intended for use as a Quartus II input file. This file cannot be used
 -- to make Quartus II pin assignments - for instructions on how to make pin
 -- assignments, please see Quartus II help.
 ---------------------------------------------------------------------------------



 ---------------------------------------------------------------------------------
 -- NC            : No Connect. This pin has no internal connection to the device.
 -- DNU           : Do Not Use. This pin MUST NOT be connected.
 -- VCCPGM        : Dedicated power pin for configuration, which MUST be connected to 1.8V, 2.5V, 3.0V or 3.3V depending on the requirements of the configuration device.
 -- VCCINT        : Dedicated power pin, which MUST be connected to VCC  (1.1V).
 -- VCCIO         : Dedicated power pin, which MUST be connected to VCC
 --                 of its bank.
 -- Bank 3A: 3.3V

 -- Bank 3B: 3.3V
 -- Bank 4A: 3.3V
 -- Bank 5A: 3.3V
 -- Bank 5B: 3.3V
 -- Bank 6B: 1.5V
 -- Bank 6A: 1.5V
 -- Bank 7A: 3.3V
 -- Bank 7B: 3.3V
 -- Bank 7C: 3.3V
 -- Bank 7D: 3.3V
 -- Bank 8A: 3.3V
 -- RREF          : External reference resistor for the quad, MUST be connected to
 --                 GND via a 2k Ohm resistor.
 -- GND           : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.
 -- It can also be used to report unused dedicated pins. The connection
 -- on the board for unused dedicated pins depends on whether this will
 -- be used in a future design. One example is device migration. When
 -- using device migration, refer to the device pin-tables. If it is a
 -- GND pin in the pin table or if it will not be used in a future design
 -- for another purpose the it MUST be connected to GND. If it is an unused
 -- dedicated pin, then it can be connected to a valid signal on the board
 -- (low, high, or toggling) if that signal is required for a different
 -- revision of the design.
 -- GND+          : Unused input pin. It can also be used to report unused dual-purpose pins.
 -- This pin should be connected to GND. It may also be connected  to a
 -- valid signal  on the board  (low, high, or toggling)  if that signal
 -- is required for a different revision of the design.
 -- GND*          : Unused  I/O  pin. Connect each pin marked GND* directly to GND
 --                or leave it unconnected.
 -- RESERVED      : Unused I/O pin, which MUST be left unconnected.