AR8035芯片：10/100/1000Mbps Ethernet PHY手册详解

5星 · 超过95%的资源需积分: 50 95 浏览量更新于2024-07-19 1 收藏 645KB PDF 举报

AR8035是一款由Atheros Communications, Inc.设计和制造的集成式10/100/1000 Mbps以太网收发器，它属于Arctic系列的一部分，该系列还包括AR8031、AR8033和AR8035。作为第四代产品，这款PHY（物理层接口）旨在提供多速率连接，支持RGMII（Reduced Gigabit Media Independent Interface）接口，这意味着它能够适应不同的网络设备，无论是10 Mbps、100 Mbps还是1 Gbps的速度需求。该芯片的主要特性包括： 1. **兼容性与功能**：AR8035集成了三个速度等级的以太网通信能力，使得它能够在一个单一的硬件平台上实现灵活的网络连接。这种兼容性对于不同应用场景如路由器、交换机和服务器等非常有用，可以根据需要选择最合适的速率。 2. **RGMII接口**：RGMII是一种简化版的Gigabit Ethernet接口，减少了信号线的数量和复杂性，从而降低了成本和板级设计的难度。这对于需要支持多种网络速度的设备制造商来说是一个关键的设计优势。 3. **公司商标与技术**：Atheros拥有多个注册商标，如Atheros SST（信号持续技术）、Ethos、Install NGo、IQUE等，这些都是该公司在信号处理、安装便捷性和高效能方面的技术体现。这些技术可能涉及节能、信号质量优化和快速配置等方面。 4. **版本更新**：本手册是AR8035芯片的Ver.2.1，意味着它可能包含了最新的硬件改进和软件驱动程序，以适应不断发展的网络环境和技术要求。 5. **安全性与可持续性**：标题中的"Signal-Sustain Technology"可能暗示了芯片在保持信号稳定性和抗干扰方面的特性，这对于数据传输的可靠性和网络性能至关重要。 6. **知识产权**：所有提及的商标和注册都是其各自所有者的财产，且可能会根据需要进行更新，体现了Atheros对知识产权的尊重和保护。 AR8035芯片手册提供了关于该器件的详细规格、接口说明以及潜在应用中需要注意的关键信息，是网络设备制造商在设计和开发以太网相关产品时的重要参考文档。了解并掌握这些信息可以帮助工程师们更好地利用AR8035的性能，优化系统设计，并确保兼容性和互操作性。

Atheros Communications, Inc. AR8035 Integrated 10/100/1000 Mbps Ethernet Transceiver • 11

COMPANY CONFIDENTIAL November 2011 • 11

NOTE: 0=Pull-down, 1=Pull-up

NOTE: Power on strapping pins are latched

during power-up reset or warm hardware reset.

NOTE: Some MAC devices input pins may drive

high/low during power-up or reset. So PHY

power on strapping status may be affected by

the MAC side. In this case an external 10k

Ω pull-

down or pull-high resistor is needed to ensure a

stable expected status.

NOTE: When using 2.5V RGMII I/O voltage level,

RX_CLK can be pull-up or pull-down.

Table 1-4.

PHY Pin

PHY Core

Configuration Signal Description

Default

Internal

Weak Pull-

up/Pull-

down

RXD0 PHYADDRESS0 LED_ACT, RXD[1:0] sets the lower three bits of

the physical address. The upper two bits of the

physical address are set to the default, “00”

RXD1 PHYADDRESS1 0

LED_ACT PHYADDRESS2 1

RX_DV MODE0 mode select bit 0 0

RXD2 MODE1 mode select bit 1 0

LED_1000 MODE2 mode select bit 2 1

RXD3 MODE3 mode select bit 3 0

RX_CLK 1.8V/1.5V Select the RGMII/RMII I/O voltage level

1: 1.8V I/O

0: 1.5V I/O

14 • AR8035 Integrated 10/100/1000 Mbps Ethernet Transceiver Atheros Communications, Inc.

14 • November 2011 COMPANY CONFIDENTIAL

2.1 Transmit Functions

Table 2-2 describes the transmit function

encoder modes.

2.2 Receive Functions

2.2.1 Decoder Modes

Table 2-3 describes the receive function

decoder modes.

2.2.2 Analog to Digital Converter

The AR8035 device employs an advanced high

speed ADC on each receive channel with high

resolution, which results in better SNR and

lower error rates.

2.2.3 Echo Canceller

A hybrid circuit is used to transmit and receive

simultaneously on each pair. A signal reflects

back as an echo if the transmitter is not

perfectly matched to the line. Other connector

or cable imperfections, such as patch panel

discontinuity and variations in cable

impedance along the twisted pair cable, also

result in drastic SNR degradation on the

receive signal. The AR8035 device implements

a digital echo canceller to adjust for echo and is

adaptive to compensate for the varied channel

conditions.

2.2.4 NEXT Canceller

The 1000 BASE-T physical layer uses all four

pairs of wires to transmit data. Because the four

twisted pairs are bundled together, significant

high frequency crosstalk occurs between

adjacent pairs in the bundle. The AR8035

device uses three parallel NEXT cancellers on

each receive channel to cancel high frequency

crosstalk. The AR8035 cancels NEXT by

subtracting an estimate of these signals from

the equalizer output.

2.2.5 Baseline Wander Canceller

Baseline wander results from Ethernet links

that AC-couple to the transceivers and from

AC coupling that cannot maintain voltage

levels for longer than a short time. As a result,

transmitted pulses are distorted, resulting in

erroneous sampled values for affected pulses.

Baseline wander is more problematic in the

1000 BASE-T environment than in 100 BASE-

TX due to the DC baseline shift in the transmit

and receive signals. The AR8035 device uses an

advanced baseline wander cancellation circuit

that continuously monitors and compensates

for this effect, minimizing the impact of DC

baseline shift on the overall error rate.

2.2.6 Digital Adaptive Equalizer

The digital adaptive equalizer removes inter-

symbol interference at the receiver. The digital

adaptive equalizer takes unequalized signals

from ADC output and uses a combination of

feedforward equalizer (FFE) and decision

Table 2-2. Encoder Mode

Encoder Mode Description

1000 BASE-T In 1000 BASE-T mode, the AR8035

scrambles transmit data bytes

from the MAC interfaces to 9-bit

symbols and encodes them into

4D five-level PAM signals over the

four pairs of CAT5 cable.

100 BASE-TX In 100 BASE-TX mode, 4-bit data

from the MII is 4B/5B serialized,

scrambled, and encoded to a

three-level MLT3 sequence

transmitted by the PMA.

10 BASE-Te In 10 BASE-Te mode, the AR8035

transmits and receives

Manchester-encoded data.

Table 2-3. Decoder Mode

Decoder Mode Description

1000 BASE-T In 1000 BASE-T mode, the PMA

recovers the 4D PAM signals after

accounting for the cabling

conditions such as skew among

the four pairs, the pair swap order,

and the polarity of the pairs. The

resulting code group is decoded

into 8-bit data values. Data stream

delimeters are translated

appropriately and data is output

to the MAC interfaces.

100 BASE-TX In 100 BASE-TX mode, the receive

data stream is recovered and

descrambled to align to the

symbol boundaries. The aligned

data is then parallelized and 5B/

4B decoded to 4-bit data. This

output runs to the MII receive

data pins after data stream

delimiters have been translated.

10 BASE-Te In 10 BASE-Te mode, the

recovered 10 BASE-Te signal is

decoded from Manchester then

aligned.

剩余65页未读，继续阅读

ringqyl

粉丝: 0
资源: 7

AR8035芯片：10/100/1000Mbps Ethernet PHY手册详解

基本的程序和对应生成的RTL电路

RTL8305NB数据手册

QN8035收音机公开资料文档.rar

ar8035_AR8035USERGUIDE_ar8035参考电路_ar8035.zip

AR8035：第四代千兆以太网 PHY 数据手册

以太网PHY芯片DM9161AEP手册

国产多口PHY芯片YT8614

AR8327手册

Atheros AR9223芯片

AR7242 DATA SHEET手册

最新资源