Analog Devices ADV7174/7179：高级视频编码器与特性概览

需积分: 9 137 浏览量更新于2024-07-15 收藏 580KB PDF 举报

本文档是关于ChipScale公司生产的ADV7174/ADV7179视频编码器的详细资料，该芯片专注于将ITU-R BT.601/BT.656标准下的YCrCb色彩空间转换为PAL/NTSC电视制式。这款编码器具有高级的性能特点，包括： 1. **高质量的10位视频数字-模拟转换器（DACs）**：高精度的10位转换技术确保了输出视频信号的清晰度和细腻度，这对于需要高质量视频输出的应用至关重要。 2. **SSAF（超超级别亚采样滤波器）**：这是一种先进的信号处理技术，能够有效抑制图像中的杂讯和失真，提升视频信号的稳定性。 3. **先进的电源管理功能**：为了延长电池寿命和降低功耗，芯片内置了高效的电源管理系统，适应不同应用对能效的需求。 4. **CGMS（复制生成管理系统）**：这个特性有助于管理和控制复制过程，可能在版权保护和多媒体传输中发挥重要作用。 5. **WSS（宽屏幕信号）**：支持宽屏显示格式，随着高清电视的普及，这一特性满足了现代视频传输对不同分辨率和比例的需求。 6. **多种兼容性支持**：包括NTSCM、PALN2、PALB/D/G/H/I、PAL-M3和PAL60等不同的电视制式，以及PAL-M3，这表明它具有广泛的地域兼容性。 7. **单个27MHz时钟需求**：通过倍频的27MHz时钟设计，实现高效的视频处理，同时保持较低的硬件复杂度。 8. **仅限ADV7174的Macrovision 7.1**：这是ADV7174特有的功能，可能涉及音频或版权相关的特殊功能。 9. **80分贝视频信噪比（SNR）**：优秀的信噪比指标确保了视频信号的纯净度，对于视频质量有极高要求的应用非常重要。 10. **32位直接数字合成器**：用于精确地生成所需的视频信号，提高信号的准确性和一致性。 ADV7174/ADV7179是一款针对专业视频编码应用的高性能芯片，它集成了多个关键特性，旨在提供出色的图像质量和能效表现，适用于各种电视广播、家庭娱乐系统以及数字视频设备。

ADV7174/ADV7179

Rev. A | Page 9 of 52

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter Rating

to GND 4 V

Voltage on Any Digital Input Pin GND – 0.5 V to V

+ 0.5 V

Storage Temperature (T

) −65°C to +150°C

Junction Temperature (T

) 150°C

Lead Temperature

Soldering, 10 sec

260°C

Analog Outputs to GND

GND – 0.5 V to V

30°C/W

Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any

other conditions above those listed in the operational sections

of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

device reliability

__________________________________________________

Analog output short circuit to any power supply or common can be of an indefinite duration.

With the exposed metal paddle on the underside of LFCSP soldered to GND on the PCB.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on

the human body and test equipment and can discharge without detection. Although this product features

proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy

electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance

degradation or loss of functionality.

ADV7174/ADV7179

Rev. A | Page 10 of 52

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

12 13 14 15 16 17

19 20

37 36 3538

40 33 32 3134

REF

DAC A

DAC B

GND

DAC C

BLANK

GND

HSYNC

FIELD/VSYNC

ALSB

LOC

GND

COMP

SDATA

SCLOCK

GND

RESET

GND

TTX

TTXREQ

SET

SCRESET/

RTC

PIN 1

INDICATOR

ADV7174/ADV7179

LFCSP

TOP VIEW

(Not to Scale)

02980-A-005

Figure 5. Pin Configurations

Table 6. Pin Function Descriptions

Mnemonic

Input/

Output

Function

P7–P0 I 8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0). P0 is the LSB.

CLOCK I

TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alternatively, a 24.5454 MHz

(NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.

HSYNC

I/O

HSYNC

(Modes 1 and 2) Control Signal. This pin may be configured to output (master mode) or accept (slave

mode) sync signals.

FIELD/VSYNC

I/O

Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be configured to output

(master mode) or accept (slave mode) these control signals.

BLANK

I/O Video Blanking Control Signal. The pixel inputs are ignored when this is Logic 0. This signal is optional.

SCRESET/RTC I

This pin can be configured as an input by setting MR22 and MR21 of Mode Register 2. It can be configured as a

subcarrier reset pin, in which case a low-to-high transition on this pin resets the subcarrier to Field 0.

Alternatively, it can be configured as a real-time control (RTC) input.

REF

I/O Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).

SET

I A 150 Ω resistor connected from this pin to GND is used to control full-scale amplitudes of the video signals.

COMP O

Compensation Pin. Connect a 0.1 µF capacitor from COMP to V

. For optimum dynamic performance in low

power mode, the value of the COMP capacitor can be lowered to as low as 2.2 nF.

DAC A O DAC Output (see Table 13)

DAC B O DAC Output (see Table 13).

DAC C O DAC Output (see Table 13).

SCLOCK I MPU Port Serial Interface Clock Input.

SDATA I/O MPU Port Serial Data Input/Output.

ALSB I TTL Address Input. This signal sets up the LSB of the MPU address.

RESET

This input resets the on-chip timing generator and sets the ADV7174/ADV7179 into default mode. This is NTSC

operation, Timing Slave Mode 0, 8-bit operation, 2× composite out signals. DACs A, B, and C are enabled.

TTX I Teletext Data.

TTXREQ O Teletext Data Request Signal/Defaults to GND when Teletext Not Selected.

P Power Supply (2.8 V or 3.3 V).

GND G Ground Pin.

ADV7174/ADV7179

Rev. A | Page 11 of 52

GENERAL DESCRIPTION

The ADV7174/ADV7179 is an integrated digital video encoder

that converts digital CCIR-601 4:2:2 8-bit component video data

into a standard analog baseband television signal compatible

with worldwide standards.

The on-board SSAF (super sub-alias filter) with extended

luminance frequency response and sharp stop-band attenuation

enables studio quality video playback on modern TVs, giving

optimal horizontal line resolution.

An advanced power management circuit enables optimal con-

trol of power consumption in both normal operating modes

and in power-down or sleep modes.

The ADV7174/ADV7179 supports both PAL and NTSC square

pixel operation. The parts incorporate WSS and CGMS-A data

control generation.

The output video frames are synchronized with the incoming

data timing reference codes. Optionally, the encoder accepts

(and can generate)

HSYNC

VSYNC

, and FIELD timing signals.

These timing signals can be adjusted to change pulse width and

position while the part is in the master mode. The encoder

requires a signal two times the pixel rate (27 MHz) clock for

standard operation. Alternatively, the encoder requires a

24.5454 MHz clock for NTSC or 29.5 MHz clock for PAL

square pixel mode operation. All internal timing is generated

on-chip.

A separate Teletext port enables the user to directly input

Teletext data during the vertical blanking interval.

The ADV7174/ADV7179 modes are set up over a 2-wire serial

bidirectional port (I

C compatible) with two slave addresses.

The ADV7174/ADV7179 is packaged in a 40-lead 6 mm × 6 mm

LFCSP package.

DATA PATH DESCRIPTION

For PAL B/D/G/H/I/M/N and NTSC M and N modes, YCrCb

4:2:2 data is input via the CCIR-656 compatible pixel port at a

27 MHz data rate. The pixel data is demultiplexed to form three

data paths. Y typically has a range of 16 to 235, and Cr and Cb

typically have a range of 128 ± 112; however, it is possible to

input data from 1 to 254 on both Y, Cb, and Cr. The ADV7174/

ADV7179 supports PAL (B/D/G/H/I/M/N) and NTSC (with

and without pedestal) standards. The appropriate SYNC,

BLANK

and burst levels are added to the YCrCb data. Macrovision Anti-

taping (ADV7174 only), closed-captioning, and Teletext levels

are also added to Y and the resultant data is interpolated to a

rate of 27 MHz. The interpolated data is filtered and scaled by

three digital FIR filters.

The U and V signals are modulated by the appropriate subcarrier

sine/cosine phases and added together to make up the chromi-

nance signal. The luma (Y) signal can be delayed 1–3 luma

cycles (each cycle is 74 ns) with respect to the chroma signal.

The luma and chroma signals are then added together to make

up the composite video signal. All edges are slew rate limited.

The YCrCb data is also used to generate RGB data with

appropriate SYNC and

BLANK

levels. The RGB data is in

synchronization with the composite video output. Alternatively,

analog YPbPr data can be generated instead of RGB data.

The three l0-bit DACs can be used to output:

• Composite Video + Composite Video

• S-Video + Composite Video

• YPrPb Video

• SCART RGB Video

Alternatively, each DAC can be individually powered off if not

required.

Video output levels are illustrated in Appendix 6.

INTERNAL FILTER RESPONSE

The Y filter supports several different frequency responses,

including two low-pass responses, two notch responses, an

extended (SSAF) response, a CIF response, and a QCIF

response. The UV filter supports several different frequency

responses, including four low-pass responses, a CIF response,

and a QCIF response. These can be seen in Table 7 and Table 8

and Figure 6 to Figure 18.

剩余51页未读，继续阅读

今天明天天天

粉丝: 6
资源: 3

Analog Devices ADV7174/7179：高级视频编码器与特性概览

ADV7511_Programming_Guide.pdf

ADV7533_MIPI_toHDMI.pdf

ADV7842_cn.pdf

ADV7611_Reference_Manual.pdf

ADV7604_20220823_155037.pdf

adv_jtag_bridge.pdf

ADV7390_7391_7392_7393.pdf

ADV7611_Recommended_Register_Settings.pdf

ADV7390_7391_7392_7393_cn.pdf

ADV7611_cn.rar_ADV7611 HDMI 转RGB_HDMI转RGB_adv7611_rgb dvi_rgb h

最新资源