ARM嵌入式开发全攻略：系统软件设计与优化实战

需积分: 9 22 浏览量更新于2024-07-17 收藏 3.27MB PDF 举报

ARM系统开发指南——设计与优化系统软件在当今的嵌入式系统和微处理器领域，ARM技术已经占据主导地位。ARM体系架构以其低功耗、高性能和灵活性，成为众多产品设计的核心，从智能手机到工业控制设备，再到汽车电子系统，其应用广泛且深入。据统计，截至文章撰写时，全球已部署超过20亿个基于ARM的处理器，表明其市场影响力之大。 ARMSystemDeveloper's Guide这本书籍专为嵌入式设计中的系统软件开发者量身打造，旨在帮助读者理解和优化在ARM平台上进行的系统设计。作者Andrew N. Sloss拥有深厚的计算机科学背景，自1987年起就与ARM处理器紧密合作，积累了丰富的开发经验。他不仅设计过基于ARM2和ARM3处理器的中文和埃及象形文字编辑系统，还在ARM Inc.担任了多年的技术销售工程师，为新产品的开发提供咨询和支持。另一作者Dominic Symes是一位资深的软件工程师，自1995年起就专注于ARM基础的嵌入式软件开发。他在剑桥的ARM Ltd.工作，持有牛津大学数学学士和博士学位，早在1989年就开始编程ARM处理器。两人的合作，结合他们的专业经验和实践案例，提供了详尽的指导，覆盖了从底层硬件理解到上层软件设计的各个环节，包括但不限于系统架构设计、驱动程序优化、实时操作系统(RTOS)选型、内存管理、能耗控制和性能调优等方面。本书不仅介绍了ARM架构的基本原理，还深入探讨了如何针对不同应用场景进行软件优化，如在移动设备上的用户体验优化、在物联网设备中的网络通信优化、以及在汽车电子中的安全性和稳定性要求。此外，书中还将分享ARM生态系统中的最佳实践，包括与ARM合作伙伴和第三方供应商的协作，以及如何利用现成的工具和库来提升开发效率。 ARM系统开发指南是一本实用且全面的资源，为开发人员提供了一个系统的框架，让他们能够充分利用ARM平台的优势，设计出高效、稳定和定制化的嵌入式系统软件，推动行业的技术创新和发展。对于任何希望在这个蓬勃发展的领域取得成功的工程师来说，这本书都是不可或缺的参考资料。

1.1 The RISC design philosophy

1.2 The ARM Design Philosophy

1.2.1 Instruction Set for Embedded Systems

1.3 Embedded System Hardware

1.3.1 ARM Bus Technology

1.3.2 AMBA Bus Protocol

1.3.3 Memory

1.3.4 Peripherals

1.4 Embedded System Software

1.4.1 Initialization (Boot) Code

1.4.2 Operating System

1.4.3 Applications

1.5

Summary

4 Chapter 1 ARM Embedded Systems

1.1 The RISC design philosophy

The ARM core uses a RISC architecture. RISC is a design philosophy aimed at delivering

simple but powerful instructions that execute within a single cycle at a high clock speed.

The RISC philosophy concentrates on reducing the complexity of instructions performed

by the hardware because it is easier to provide greater ﬂexibility and intelligence in software

rather than hardware. As a result, a RISC design places greater demands on the compiler.

In contrast, the traditional complex instruction set computer (CISC) relies more on the

hardware for instruction functionality, and consequently the CISC instructions are more

complicated. Figure 1.1 illustrates these major differences.

The RISC philosophy is implemented with four major design rules:

1. Instructions—RISC processors have a reduced number of instruction classes. These

classes provide simple operations that can each execute in a single cycle. The compiler

or programmer synthesizes complicated operations (for example, a divide operation)

by combining several simple instructions. Each instruction is a ﬁxed length to allow

the pipeline to fetch future instructions before decoding the current instruction. In

contrast, in CISC processors the instructions are often of variable size and take many

cycles to execute.

2. Pipelines—The processing of instructions is broken down into smaller units that can be

executed in parallel by pipelines. Ideally the pipeline advances by one step on each cycle

for maximum throughput. Instructions can be decoded in one pipeline stage. There is

no need for an instruction to be executed by a miniprogram called microcode as on

CISC processors.

3. Registers—RISC machines have a large general-purpose register set. Any register can

contain either data or an address. Registers act as the fast local memory store for all data

CISC RISC

Compiler

Processor Processor

Code

Generation

Greater

Com

lexit

Greater

Complexity

Code

Generation

Figure 1.1 CISC vs. RISC. CISC emphasizes hardware complexity. RISC emphasizes compiler

complexity.

1.2 The ARM Design Philosophy 5

processing operations. In contrast, CISC processors have dedicated registers for speciﬁc

purposes.

4. Load-store architecture—The processor operates on data held in registers. Separate load

and store instructions transfer data between the register bank and external memory.

Memory accesses are costly, so separating memory accesses from data processing pro-

vides an advantage because you can use data items held in the register bank multiple

times without needing multiple memory accesses. In contrast, with a CISC design the

data processing operations can act on memory directly.

These design rules allow a RISC processor to be simpler, and thus the core can operate

at higher clock frequencies. In contrast, traditional CISC processors are more complex

and operate at lower clock frequencies. Over the course of two decades, however, the

distinction between RISC and CISC has blurred as CISC processors have implemented

more RISC concepts.

1.2 The ARM Design Philosophy

There are a number of physical features that have driven the ARM processor design. First,

portable embedded systems require some form of battery power. The ARM processor has

been speciﬁcally designed to be small to reduce power consumption and extend battery

operation—essential for applications such as mobile phones and personal digital assistants

(PDAs).

High code density is another major requirement since embedded systems have lim-

ited memory due to cost and/or physical size restrictions. High code density is useful for

applications that have limited on-board memory, such as mobile phones and mass storage

devices.

In addition, embedded systems are price sensitive and use slow and low-cost memory

devices. For high-volume applications like digital cameras, every cent has to be accounted

for in the design. The ability to use low-cost memory devices produces substantial savings.

Another important requirement is to reduce the area of the die taken up by the embedded

processor. For a single-chip solution, the smaller the area used by the embedded processor,

the more available space for specialized peripherals. This in turn reduces the cost of the

design and manufacturing since fewer discrete chips are required for the end product.

ARM has incorporated hardware debug technology within the processor so that software

engineers can view what is happening while the processor is executing code. With greater

visibility, software engineers can resolve issues faster, which has a direct effect on the time

to market and reduces overall development costs.

The ARM core is not a pure RISC architecture because of the constraints of its primary

application—the embedded system. In some sense, the strength of the ARM core is that

it does not take the RISC concept too far. In today’s systems the key is not raw processor

speed but total effective system performance and power consumption.

6 Chapter 1 ARM Embedded Systems

1.2.1 Instruction Set for Embedded Systems

The ARM instruction set differs from the pure RISC deﬁnition in several ways that make

the ARM instruction set suitable for embedded applications:

■

Variable cycle execution for certain instructions—Not every ARM instruction executes

in a single cycle. For example, load-store-multiple instructions vary in the number

of execution cycles depending upon the number of registers being transferred. The

transfer can occur on sequential memory addresses, which increases performance since

sequential memory accesses are often faster than random accesses. Code density is also

improved since multiple register transfers are common operations at the start and end

of functions.

■

Inline barrel shifter leading to more complex instructions—The inline barrel shifter is

a hardware component that preprocesses one of the input registers before it is used

by an instruction. This expands the capability of many instructions to improve core

performance and code density. We explain this feature in more detail in Chapters 2, 3,

and 4.

■

Thumb 16-bit instruction set—ARM enhanced the processor core by adding a second

16-bit instruction set called Thumb that permits the ARM core to execute either

16- or 32-bit instructions. The 16-bit instructions improve code density by about

30% over 32-bit ﬁxed-length instructions.

■

Conditional execution—An instruction is only executed when a speciﬁc condition has

been satisﬁed. This feature improves performance and code density by reducing branch

instructions.

■

Enhanced instructions—The enhanced digital signal processor (DSP) instructions were

added to the standard ARM instruction set to support fast 16×16-bit multiplier oper-

ations and saturation. These instructions allow a faster-performing ARM processor in

some cases to replace the traditional combinations of a processor plus a DSP.

These additional features have made the ARM processor one of the most commonly

used 32-bit embedded processor cores. Many of the top semiconductor companies around

the world produce products based around the ARM processor.

1.3 Embedded System Hardware

Embedded systems can control many different devices, from small sensors found on

a production line, to the real-time control systems used on a NASA space probe. All

these devices use a combination of software and hardware components. Each component

is chosen for efﬁciency and, if applicable, is designed for future extension and expansion.

剩余702页未读，继续阅读

fdtsaid

粉丝: 186
资源: 86

ARM嵌入式开发全攻略：系统软件设计与优化实战

ARM系统开发指南

ARM嵌入式系统开发：软件设计与优化（中文高清）

STM32F4开发指南-库函数版本_V1_STM32F4开发指南_STM32F4开发手册_stmf4库函数_stm32f4库函数

如何在ARM处理器基础上，实现嵌入式软件的性能优化？请结合《ARM嵌入式系统开发指南：软件设计与优化》进行说明。

在ARM处理器基础上，如何实现嵌入式软件的性能优化？请结合《ARM嵌入式系统开发指南：软件设计与优化》进行说明。

xilinx zynq soc与嵌入式linux设计实战指南 兼容arm cortex-a9的设计方法 pdf

arm cortex-m3与cortex-m4权威指南英文原版叫什么

arm cortex-m3和cortex-m4处理器权威指南

arm ds-5 教程

arm cortex-m3和cortex-m4处理器权威指南(第三版) csdn

最新资源

xilinx zynq soc与嵌入式linux设计实战指南兼容arm cortex-a9的设计方法 pdf