TN-00-07: IBIS Behavioral Models
Introduction
PDF: 09005aef83ca4bc8/Source: 09005aef83ca4bd2 Micron Technology, Inc., reserves the right to change products or specifications without notice.
tn0007.fm - Rev. C 11/09 EN
1 ©1996 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by
Micron without notice. Products are only warranted by Micron to meet Micron’s production data sheet specifications. All
information discussed herein is provided on an “as is” basis, without warranties of any kind.
Technical Note
IBIS Behavioral Models
Introduction
The Input/Output Buffer Information Specification (IBIS) is a standard for describing
the analog behavior of a buffer. The specification provides a standard parsed file format
consisting of current-voltage (I-V) characteristics, voltage-time (V-t) characteristics,
device package parasitics, input capacitance, and timing measurement information for
several types of I/O structures. IBIS models provide information that accurately models
a buffer’s behavior without revealing proprietary information about the circuit’s struc-
ture or fabrication process. Systems designers use IBIS models to perform board level
signal integrity simulations and timing analyses.
HSPICE vs. IBIS
Micron provides I/O models both in HSPICE
®
and IBIS formats, but, unlike IBIS models,
HSPICE models must be encrypted to protect Micron’s IP, which limits their usefulness
to the Synopsys
®
HSPICE simulator. Distinct advantages to using IBIS models include
the following:
• Enables portability between multiple electronic design automation (EDA) software
tools—allowing customers greater flexibility in choosing EDA software integrating
layout and simulation capabilities
• Provides competitive accuracy
• Completes simulations faster than SPICE models, allowing solution space analysis
through sweeps of multiple parameters in a timely manner
• Enables easy integration of package models into simulations
• Provides measurement information, enabling automation of signal integrity and
timing verification in EDA software
Structure of an IBIS Model
An IBIS model consists of a series of ASCII-formatted keywords, such as [File Name] and
[Model], that are easily parsed by software. Some EDA software uses the keywords
directly, and some translate the keywords into its own unique modeling language. The
header of an IBIS file contains general information, such as the file name, the IBIS
version, the file revision, and notes. The notes section typically includes revision history,
information about model limitations, and/or key information about model usage. The
rest of the IBIS file includes models of input, output, I/O buffers, and package models.
The elements of a basic CMOS I/O buffer are shown in Figure 1 on page 2. Various
keywords in an IBIS file describe the behavioral characteristics of each of these
elements. The RLC package parasitics seen in Figure 1 can be included in multiple
forms. The minimum, typical, and maximum R, L, and C values for all the signals of a
specific package are summarized using the [Package] keyword. Individual R, L, and C