全志V3S用户手册+带寄存器说明，Allwinner V3s Datasheet

需积分: 0 81 浏览量更新于2024-01-30 2 收藏 9.98MB PDF 举报

The "全志V3S用户手册 User Manual" and "Allwinner V3s Datasheet" provide comprehensive information about the Allwinner V3S, a cost-efficient video encoding processor. The user manual offers detailed guidance on using the V3S, including information on its features, functions, and operation. Additionally, it includes a thorough explanation of the device's registers. The datasheet, on the other hand, delves into technical details about the V3S, such as its specifications, electrical characteristics, and mechanical information. Both the user manual and datasheet are copyrighted properties of Allwinner Technology Co., Ltd., and any reproduction of their contents, in part or whole, must obtain written approval from the company. Overall, these documents serve as essential resources for individuals and organizations seeking to understand and utilize the Allwinner V3S.

V3s

4.13.5.17. 0x078 ADC DAP Right Control Register(Default Value: 0x001F7000) .................................... 188

4.13.5.18. 0x07CADC DAP Parameter Register(Default Value: 0x2C2C2828) ........................................ 189

4.13.5.19. 0x080 ADC DAP Left Average Coef Register(Default Value: 0x00051EB8) ............................ 190

4.13.5.20. 0x084 ADC DAP Left Decay & Attack Time Register(Default Value: 0x0000001F) ................ 190

4.13.5.21. 0x088 ADC DAP Right Average Coef Register(Default Value: 0x00051EB8) .......................... 190

4.13.5.22. 0x08C ADC DAP Right Decay & Attack Time Register(Default Value: 0x0000001F) .............. 191

4.13.5.23. 0x090 ADC DAP HPF Coef Register(Default Value: 0x00FFFAC1) .......................................... 191

4.13.5.24. 0x094 ADC DAP Left Input Signal Low Average Coef Register(Default Value: 0x00051EB8) . 191

4.13.5.25. 0x098 ADC DAP Right Input Signal Low Average Coef Register(Default Value: 0x00051EB8)

192

4.13.5.26. 0x09C ADC DAP Optimum Register(Default Value: 0x00000000) ......................................... 192

4.13.5.27. 0x100 DAC DRC High HPF Coef Register(Default Value: 0x000000FF) .................................. 193

4.13.5.28. 0x104 DAC DRC Low HPF Coef Register(Default Value: 0x0000FAC1) ................................... 193

4.13.5.29. 0x108 DAC DRC Control Register(Default Value: 0x00000080) ............................................. 193

4.13.5.30. 0x10C DAC DRC Left Peak Filter High Attack Time Coef Register(Default Value: 0x0000000B)

194

4.13.5.31. 0x110 DAC DRC Left Peak Filter Low Attack Time Coef Register(Default Value: 0x000077BF)

195

4.13.5.32. 0x114 DAC DRC Right Peak Filter High Attack Time Coef Register(Default Value: 0x0000000B)

195

4.13.5.33. 0x118 DAC DRC Peak Filter Low Attack Time Coef Register(Default Value: 0x000077BF) .... 195

4.13.5.34. 0x11C DAC DRC Left Peak Filter High Release Time Coef Register(Default Value: 0x000000FF)

195

4.13.5.35. 0x120 DAC DRC Left Peak Filter Low Release Time Coef Register(Default Value: 0x0000E1F8)

195

4.13.5.36. 0x124 DAC DRC Right Peak filter High Release Time Coef Register(Default Value: 0x000000FF)

196

4.13.5.37. 0x128 DAC DRC Right Peak filter Low Release Time Coef Register(Default Value: 0x0000E1F8)

V3s

196

4.13.5.38. 0x12C DAC DRC Left RMS Filter High Coef Register(Default Value: 0x00000001) ................ 196

4.13.5.39. 0x130 DAC DRC Left RMS Filter Low Coef Register(Default Value: 0x00002BAF) ................. 196

4.13.5.40. 0x134 DAC DRC Right RMS Filter High Coef Register(Default Value: 0x00000001) .............. 196

4.13.5.41. 0x138 DAC DRC Right RMS Filter Low Coef Register(Default Value: 0x00002BAF) ............... 197

4.13.5.42. 0x13C DAC DRC Compressor Theshold High Setting Register(Default Value: 0x000006A4) . 197

4.13.5.43. 0x140 DAC DRC Compressor Slope High Setting Register(Default Value: 0x0000D3C0) ...... 197

4.13.5.44. 0x144 DAC DRC Compressor Slope High Setting Register(Default Value: 0x00000080) ....... 197

4.13.5.45. 0x148 DAC DRC Compressor Slope Low Setting Register(Default Value: 0x00000000)........ 197

4.13.5.46. 0x14C DAC DRC Compressor High Output at Compressor Threshold Register(Default Value:

0x0000F95B) ............................................................................................................................................. 198

4.13.5.47. 0x150 DAC DRC Compressor Low Output at Compressor Threshold Register(Default Value:

0x00002C3F) .............................................................................................................................................. 198

4.13.5.48. 0x154 DAC DRC Limiter Theshold High Setting Register(Default Value: 0x000001A9) ......... 198

4.13.5.49. 0x158 DAC DRC Limiter Theshold Low Setting Register(Default Value: 0x000034F0) .......... 198

4.13.5.50. 0x15C DAC DRC Limiter Slope High Setting Register(Default Value: 0x00000005) ............... 198

4.13.5.51. 0x160 DAC DRC Limiter Slope Low Setting Register(Default Value: 0x1EB8) ........................ 199

4.13.5.52. 0x164 DAC DRC Limiter High Output at Limiter Threshold(Default Value: 0x0000FBD8) ..... 199

4.13.5.53. 0x168 DAC DRC Limiter Low Output at Limiter Threshold(Default Value: 0x0000FBA7) ...... 199

4.13.5.54. 0x16C DAC DRC Expander Theshold High Setting Register(Default Value: 0x00000BA0) ..... 199

4.13.5.55. 0x170 DAC DRC Expander Theshold Low Setting Register(Default Value: 0x00007291) ...... 199

4.13.5.56. 0x174 DAC DRC Expander Slope High Setting Register(Default Value: 0x00000500) ........... 199

4.13.5.57. 0x178 DAC DRC Expander Slope Low Setting Register(Default Value: 0x00000000) ............ 200

4.13.5.58. 0x17C DAC DRC Expander High Output at Expander Threshold(Default Value: 0xF45F) ..... 200

4.13.5.59. 0x180 DAC DRC Expander Low Output at Expander Threshold(Default Value: 0x00008D6E)

200

V3s

4.13.5.60. 0x184 DAC DRC Linear Slope High Setting Register(Default Value: 0x00000100) ................ 200

4.13.5.61. 0x188 DAC DRC Linear Slope Low Setting Register(Default Value: 0x00000000) ................. 201

4.13.5.62. 0x18C DAC DRC Smooth filter Gain High Attack Time Coef Register(Default Value:

0x00000002) ............................................................................................................................................. 201

4.13.5.63. 0x190 DAC DRC Smooth filter Gain Low Attack Time Coef Register(Default Value:

0x00005600) ............................................................................................................................................. 201

4.13.5.64. 0x194 DAC DRC Smooth filter Gain High Release Time Coef Register(Default Value:

0x00000000) ............................................................................................................................................. 201

4.13.5.65. 0x198 DAC DRC Smooth filter Gain Low Release Time Coef Register(Default Value:

0x00000F04) .............................................................................................................................................. 201

4.13.5.66. 0x19C DAC DRC MAX Gain High Setting Register(Default Value: 0x0000FE56) .................... 202

4.13.5.67. 0x1A0 DAC DRC MAX Gain Low Setting Register(Default Value: 0x0000CB0F) ..................... 202

4.13.5.68. 0x1A4 DAC DRC MIN Gain High Setting Register(Default Value: 0x0000_F95B) ................... 202

4.13.5.69. 0x1A8 DAC DRC MIN Gain Low Setting Register(Default Value: 0x00002C3F) ...................... 202

4.13.5.70. 0x1AC DAC DRC Expander Smooth Time High Coef Register(Default Value: 0x00000000) .. 202

4.13.5.71. 0x1B0 DAC DRC Expander Smooth Time Low Coef Register(Default Value: 0x0000640C) ... 203

4.13.5.72. 0x1B8 DAC DRC HPF Gain High Coef Register(Default Value: 0x00000100) ......................... 203

4.13.5.73. 0x1BC DAC DRC HPF Gain Low Coef Register(Default Value: 0x00000000) .......................... 203

4.13.5.74. 0x200 ADC DRC High HPF Coef Register(Default Value: 0x000000FF) .................................. 203

4.13.5.75. 0x204 ADC DRC Low HPF Coef Register(Default Value: 0x0000FAC1) ................................... 203

4.13.5.76. 0x208 ADC DRC Control Register(Default Value: 0x00000080) ............................................. 203

4.13.5.77. 0x20C ADC DRC Left Peak Filter High Attack Time Coef Register(Default Value: 0x0000000B)

205

4.13.5.78. 0x210 ADC DRC Left Peak Filter Low Attack Time Coef Register(Default Value: 0x000077BF)

205

4.13.5.79. 0x214 ADC DRC Right Peak Filter High Attack Time Coef Register(Default Value: 0x0000000B)

205

4.13.5.80. 0x218 ADC DRC Peak Filter Low Attack Time Coef Register(Default Value: 0x000077BF).... 205

V3s

4.13.5.81. 0x21C ADC DRC Left Peak Filter High Release Time Coef Register(Default Value: 0x000000FF)

206

4.13.5.82. 0x220 ADC DRC Left Peak Filter Low Release Time Coef Register(Default Value: 0x0000E1F8)

206

4.13.5.83. 0x224 ADC DRC Right Peak filter High Release Time Coef Register(Default Value: 0x000000FF)

206

4.13.5.84. 0x228 ADC DRC Right Peak filter Low Release Time Coef Register(Default Value: 0x0000E1F8)

206

4.13.5.85. 0x22C ADC DRC Left RMS Filter High Coef Register(Default Value: 0x00000001) ................ 206

4.13.5.86. 0x230 ADC DRC Left RMS Filter Low Coef Register(Default Value: 0x00002BAF) ................. 207

4.13.5.87. 0x234 ADC DRC Right RMS Filter High Coef Register(Default Value: 0x00000001) .............. 207

4.13.5.88. 0x238 ADC DRC Right RMS Filter Low Coef Register(Default Value: 0x00002BAF) ............... 207

4.13.5.89. 0x23C ADC DRC Compressor Theshold High Setting Register(Default Value: 0x000006A4) 207

4.13.5.90. 0x240 ADC DRC Compressor Slope High Setting Register(Default Value: 0x0000D3C0) ...... 207

4.13.5.91. 0x244 ADC DRC Compressor Slope High Setting Register(Default Value: 0x00000080) ....... 208

4.13.5.92. 0x248 ADC DRC Compressor Slope Low Setting Register(Default Value: 0x00000000) ....... 208

4.13.5.93. 0x24C ADC DRC Compressor High Output at Compressor Threshold Register(Default Value:

0x0000F95B) ............................................................................................................................................. 208

4.13.5.94. 0x250 ADC DRC Compressor Low Output at Compressor Threshold Register(Default Value:

0x00002C3F) .............................................................................................................................................. 208

4.13.5.95. 0x254 ADC DRC Limiter Theshold High Setting Register(Default Value: 0x000001A9) ......... 208

4.13.5.96. 0x258 ADC DRC Limiter Theshold Low Setting Register(Default Value: 0x000034F0) .......... 209

4.13.5.97. 0x25C ADC DRC Limiter Slope High Setting Register(Default Value: 0x00000005) ............... 209

4.13.5.98. 0x260 ADC DRC Limiter Slope Low Setting Register(Default Value: 0x1EB8) ........................ 209

4.13.5.99. 0x264 ADC DRC Limiter High Output at Limiter Threshold(Default Value: 0x0000FBD8) ..... 209

4.13.5.100. 0x268 ADC DRC Limiter Low Output at Limiter Threshold(Default Value: 0x0000FBA7) .... 209

4.13.5.101. 0x26C ADC DRC Expander Theshold High Setting Register(Default Value: 0x00000BA0) ... 210

V3s

4.13.5.102. 0x270 ADC DRC Expander Theshold Low Setting Register(Default Value: 0x00007291) .... 210

4.13.5.103. 0x274 ADC DRC Expander Slope High Setting Register(Default Value: 0x00000500) ......... 210

4.13.5.104. 0x278 ADC DRC Expander Slope Low Setting Register(Default Value: 0x00000000) .......... 210

4.13.5.105. 0x27C ADC DRC Expander High Output at Expander Threshold(Default Value: 0xF45F) ... 210

4.13.5.106. 0x280 ADC DRC Expander Low Output at Expander Threshold(Default Value: 0x00008D6E)

211

4.13.5.107. 0x284 ADC DRC Linear Slope High Setting Register(Default Value: 0x00000100) .............. 211

4.13.5.108. 0x288 ADC DRC Linear Slope Low Setting Register(Default Value: 0x00000000) ............... 211

4.13.5.109. 0x28C ADC DRC Smooth filter Gain High Attack Time Coef Register(Default Value:

0x00000002) 211

4.13.5.110. 0x290 ADC DRC Smooth filter Gain Low Attack Time Coef Register(Default Value:

0x00005600) 211

4.13.5.111. 0x294 ADC DRC Smooth filter Gain High Release Time Coef Register(Default Value:

0x00000000) 212

4.13.5.112. 0x298 ADC DRC Smooth filter Gain Low Release Time Coef Register(Default Value:

0x00000F04) 212

4.13.5.113. 0x29C ADC DRC MAX Gain High Setting Register(Default Value: 0x0000FE56) .................. 212

4.13.5.114. 0x2A0 ADC DRC MAX Gain Low Setting Register(Default Value: 0x0000CB0F) ................... 212

4.13.5.115. 0x2A4 ADC DRC MIN Gain High Setting Register(Default Value: 0x0000F95B) ................... 212

4.13.5.116. 0x2A8 ADC DRC MIN Gain Low Setting Register(Default Value: 0x00002C3F).................... 213

4.13.5.117. 0x2AC ADC DAP Expander Smooth Time High Coef Register(Default Value: 0x00000000) 213

4.13.5.118. 0x2B0 ADC DRC Expander Smooth Time Low Coef Register (Default Value: 0x0000640C) 213

4.13.5.119. 0x2B8 ADC DRC HPF Gain High(Default Value: 0x00000100) ............................................. 213

4.13.5.120. 0x2BC ADC DRC HPF Gain Low(Default Value: 0x00000000) .............................................. 213

4.13.5.121. AC Parameter Configuration Register(Default Value: 0x10000000) .................................... 214

4.13.5.122. 0x00 Headphone Volume Control(Default Value: 0x00) ..................................................... 214

4.13.5.123. 0x01 Left Output Mixer Source Select Control Register(Default Value: 0x00) .................... 215

剩余419页未读，继续阅读

QQ-2858498411

粉丝: 7
资源: 19

全志V3S用户手册+带寄存器说明，Allwinner V3s Datasheet

V3s系统配置手册,v3参数配置详情

全志V3s数据手册

全志v3s芯片手册pdf

linux-V3S_linux_v3s_全志V3S_全志v3s原理图_v3slinux_

v3s参考设计原理图.zip_v3s schematic_v3s 原理图_v3s芯片原理图_全志 v3s_全志V3S

全志V3s设计资料（用户手册、公版原理图、硬件设计指南）

KS_V3S:全志V3S开源

全志V3S linux镜像

全志v3s 原理图 sdk

理解与编写Makefile：全志V3S中文手册解析

最新资源