TPS51216-EP
www.ti.com
SLUSCA7 –NOVEMBER 2015
Electrical Characteristics (continued)
T
J
= –55°C to 125°C, VV5IN = 5 V, VLDOIN is connected to VDDQ output, V
MODE
= 0 V, V
S3
= V
S5
= 5 V (unless otherwise
noted)
PARAMETER TEST CONDITION MIN TYP MAX UNIT
VDDQ MOSFET DRIVER
Source, I
DRVH
= –50 mA 1.6 3.0
R
DRVH
DRVH resistance
Sink, I
DRVH
= 50 mA 0.6 1.5
Ω
Source, I
DRVL
= –50 mA 0.9 2.0
R
DRVL
DRVL resistance
Sink, I
DRVL
= 50 mA 0.5 1.2
DRVH-off to DRVL-on 10
t
DEAD
Dead time ns
DRVL-off to DRVH-on 20
INTERNAL BOOT STRAP SW
V
FBST
Forward voltage V
V5IN-VBST
, T
J
= 25°C, I
F
= 10 mA 0.1 0.2 V
I
VBSTLK
VBST leakage current T
J
= 25°C, V
VBST
= 33 V, V
SW
= 28 V 0.01 1.5 μA
LOGIC THRESHOLD
I
MODE
MODE source current 14 15 16 μA
MODE 0 580 600 620
MODE 1 829 854 879
V
THMODE
MODE threshold voltage mV
MODE 2 1202 1232 1262
MODE 3 1760 1800 1840
V
IL
S3/S5 low-level voltage 0.5
V
IH
S3/S5 high-level voltage 1.8 V
V
IHYST
S3/S5 hysteresis voltage 0.25
V
ILK
S3/S5 input leak current –1 0 1 μA
SOFT START
Internal soft-start time, C
VREF
= 0.1 μF,
t
SS
VDDQ soft-start time 1.1 ms
S5 rising to V
VDDQSNS
> 0.99 × V
REFIN
PGOOD COMPARATOR
PGOOD in from higher 106% 108% 110%
PGOOD in from lower 90% 92% 94%
V
THPG
VDDQ PGOOD threshold
PGOOD out to higher 114% 116% 118%
PGOOD out to lower 82% 84% 86%
I
PG
PGOOD sink current V
PGOOD
= 0.5 V 3 5.9 mA
Delay for PGOOD in 0.8 1 1.2 ms
t
PGDLY
PGOOD delay time
Delay for PGOOD out, with 100 mV over drive 330 ns
t
PGSSDLY
PGOOD start-up delay C
VREF
= 0.1 μF, S5 rising to PGOOD rising 2.5 ms
PROTECTIONS
I
TRIP
TRIP source current T
J
= 25°C, V
TRIP
= 0.4 V 9 10 11 μA
TRIP source current temperature
TC
ITRIP
4700 ppm/°C
coefficient
(1)
V
TRIP
V
TRIP
voltage range 0.2 3 V
V
TRIP
= 3.0 V 360 375 390
V
OCL
Current limit threshold V
TRIP
= 1.6 V 190 200 210 mV
V
TRIP
= 0.2 V 20 25 30
V
TRIP
= 3.0 V –390 –375 –360
V
OCLN
Negative current limit threshold V
TRIP
= 1.6 V –210 –200 –190 mV
V
TRIP
= 0.2 V –30 –25 –20
V
ZC
Zero cross detection offset 0 mV
Wake-up 4.2 4.4 4.5
V
UVLO
V5IN UVLO threshold voltage V
Shutdown 3.7 3.9 4.1
V
OVP
VDDQ OVP threshold voltage OVP detect voltage 118% 120% 122%
t
OVPDLY
VDDQ OVP propagation delay With 100 mV over drive 430 ns
V
UVP
VDDQ UVP threshold voltage UVP detect voltage 66% 68% 70%
t
UVPDLY
VDDQ UVP delay 1 ms
Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: TPS51216-EP
剩余33页未读，继续阅读
不觉明了
- 粉丝: 3439
- 资源: 5759
我的内容管理
展开
最新资源
- 李兴华Java基础教程：从入门到精通
- U盘与硬盘启动安装教程：从菜鸟到专家
- C++面试宝典：动态内存管理与继承解析
- C++ STL源码深度解析：专家级剖析与关键技术
- C/C++调用DOS命令实战指南
- 神经网络补偿的多传感器航迹融合技术
- GIS中的大地坐标系与椭球体解析
- 海思Hi3515 H.264编解码处理器用户手册
- Oracle基础练习题与解答
- 谷歌地球3D建筑筛选新流程详解
- CFO与CIO携手：数据管理与企业增值的战略
- Eclipse IDE基础教程：从入门到精通
- Shell脚本专家宝典：全面学习与资源指南
- Tomcat安装指南：附带JDK配置步骤
- NA3003A电子水准仪数据格式解析与转换研究
- 自动化专业英语词汇精华：必备术语集锦
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
