Floyd M. Gardner的 PLL锁相环技术经典第三版

5星 · 超过95%的资源需积分: 19 18 浏览量更新于2024-07-28 收藏 3.62MB PDF 举报

"Floyd M. Gardner的《Phase Lock Techniques》是关于PLL（Phase Locked Loop，锁相环）技术的经典著作，第三版由John Wiley & Sons, Inc.于2005年出版。这本书深入探讨了锁相环的理论与应用，是电子工程领域尤其是通信和信号处理方面的权威参考资料。" PLL锁相环是一种广泛应用于通信、时钟恢复、频率合成等领域的电路技术。它通过将输入信号的相位与本地振荡器的相位进行比较，然后调整振荡器的频率，使得两者的相位保持锁定。锁相环的核心组成部分包括：鉴相器（Phase Detector）、低通滤波器（Low Pass Filter）和压控振荡器（Voltage Controlled Oscillator，VCO）。在《Phase Lock Techniques》一书中，作者Floyd M. Gardner详细阐述了以下几个关键知识点： 1. **鉴相器**：鉴相器是锁相环的第一步，它比较输入信号和VCO输出信号的相位差，产生一个误差电压。常见的鉴相器类型有模拟鉴相器和数字鉴相器，每种都有其优缺点和适用场景。 2. **低通滤波器**：误差电压经过低通滤波器后，可以去除高频噪声并平滑相位误差，使得VCO得到一个稳定的控制电压。滤波器的设计对锁相环的性能至关重要，包括环路带宽、锁定时间、相位噪声等。 3. **压控振荡器**：VCO是锁相环的心脏，根据输入的控制电压改变输出频率。VCO的设计直接影响到锁相环的频率稳定性和相位噪声。 4. **锁相环的动态性能**：Gardner详细分析了锁相环的动态特性，如捕捉范围、锁定时间、环路带宽和相位噪声等。这些参数决定了锁相环在不同应用场景中的性能。 5. **应用实例**：书中有各种实际应用的例子，例如在射频系统中的频率合成、数据通信中的位同步、数字调制解调系统等，帮助读者理解锁相环在实际系统中的作用和设计考虑。 6. **设计和优化技巧**：书中提供了关于如何优化锁相环性能的指导，包括选择适当的组件、环路配置和补偿技术，以达到最佳的系统性能。 7. **误差源和补偿策略**：Gardner还讨论了锁相环中可能遇到的各种误差来源，如热噪声、量化噪声、非线性效应等，并提出了相应的补偿方法。《Phase Lock Techniques》是理解和应用PLL技术的必备读物，不仅涵盖了基本原理，还深入到实际设计和工程实践，对电子工程师和研究人员具有很高的参考价值。

PREFACE

The ﬁrst edition of this book was published in 1966 and the second in 1979.

Phaselock was an unimaginably exotic subject in 1966, with limited applications

and few practitioners. Now phaselock is a mature subject: myriads of phaselock

loops are ensconced in the world’s electronic devices; numerous applications

include phaselock loops; large numbers of practitioners deal with phaselock. No

other books on phaselock loops existed when the ﬁrst edition was published, but

more than 20 exist today. Why is a third edition justiﬁed at this time?

In 1966, a simple, short introduction to the basics of the subject was needed for

an audience for whom phaselock was strange and new. Today, phaselock loops

are ﬁrmly established in the mainstream of electronics engineering. Much new

information on phaselock loops has accumulated over the years, and several topics

once thought important have proved to be ephemeral. Experience has taught me

that certain explanations would be better presented from revised viewpoints.

There is no need for another introductory text; that function is well served

by a number of the books listed in Section 1.3 and probably others as well.

Instead, this book reexamines the traditional phaselock topics in greater depth

than previously. In addition, much new material has been included, some of

it never before published. Examples of additions include revised and expanded

material on transfer functions, two chapters related to phase noise, two chapters

related to digital phaselock loops, a chapter on charge-pump phaselock loops,

expanded material on phase detectors, and a chapter on anomalous phaselocking.

As in the e arlier editions, only minimal space has been devoted to circuits. The

book is concerned with underlying principles, which remain valid despite technol-

ogy advances, not with implementations, which change drastically as technology

changes. Several parts of the second edition have been omitted: the chapters on

xvii

xviii PREFACE

optimization and synchronization, and the mathematical appendix. Formal opti-

mization has not proved to be as important to design as was earlier anticipated;

instead, a designer is much more likely to perform a trade-off among the few

parameters available in a practical phaselock loop. The mathematical appendix

has been omitted on the premise that the level of mathematics presented here

should be comfortable for all electrical engineering graduates. Synchronization

(recovery of carrier and clock from data signals), a major discipline of its own,

was deemed to have grown too large to cover adequately in a book on phaselock

loops. See Section 17.1 for a brief guide to synchronization.

Simulation is another absent topic. Information presented in several chapters

is based on simulations, certain kinds of new data can be gathered only by simu-

lation, and simulation is crucial for design and veriﬁcation of integrated circuits.

Nonetheless, the book does not tell how to conduct simulations of phaselock

loops. That topic deserves a separate book of its own; it is too extensive to

include here.

Many thousands of articles and books on phaselock have appeared worldwide

over the years, far too many to cite individually. Although many pertinent refer-

ences have been cited in the individual chapters of the book, it is not possible to

discover every valuable publication written on each topic. Nor, after many years

of work on the subject, is it possible always to remember who originated every

technique that is presented. I apologize in advance to anyone who may have been

slighted; the omission is not deliberate.

Several guidelines have been followed in selecting reference citations for each

chapter: The reference is to an original work; wherever possible, the reference

appeared in a public, archival publication; the reference treats lasting principles

rather than transitory details of implementation. A reader will observe a prepon-

derance of citations to IEEE publications and to books published in the United

States. This choice reﬂects the omnipresence of IEEE publications and also the

contents of my personal library.

I want to thank my many clients over the years who have afforded me the

opportunities to learn so much about such a fascinating subject.

LOYD M. GARDNER

Palo Alto, California

October 2004

剩余444页未读，继续阅读

xunyunlong1986

粉丝: 5
资源: 8

Floyd M. Gardner的 PLL锁相环技术经典第三版

S3C44B0X时钟电源管理器PLL锁相环框图及应用详解

MC9S12XS128单片机PLL锁相环频率设置详解

PLL锁相环设计：VHDL实现与PLL文件解析

PLL锁相环分析设计大全

锁相环技术

频率综合器经典 PLL performance Simulation and Design

PLL Performance, Simulation, and Design

锁相环技术(第3版)(English version)

PLL Performance, Simulation and Design Handbook, 3rd Edition

无线通信中的锁相环技术

最新资源