Semtech GV7704: HD-VLC™四通道串行视频接收器 - CSDN文库

gv7704数据手册

需积分: 7 155 浏览量更新于2024-07-09 收藏 2.23MB PDF 举报

"该文档是关于Semtech公司GV7704四通道高清视频低视觉损耗接收器的数据手册，详细介绍了其技术规格和主要特性。" Semtech的GV7704是一款专为高清视频监控和高清闭路电视（HD-CCTV）应用设计的四通道串行数字视频接收器。这款设备能够处理270Mb/s、540Mb/s、1.485Gb/s以及2.97Gb/s的速率，支持多种视频标准，包括HD-CCTV 1.0、HD-SDI (ST292)、3G-SDI (ST424)和SD-SDI (ST259)。 GV7704的突出特性之一是它拥有四个独立的接收通道，每个通道都配备了高性能的电缆均衡功能，能适应50/75Ω同轴电缆和双绞线电缆传输。此外，它集成了高清晰度视觉无损编解码器（HD-VLC™），极大地扩展了电缆传输距离，如在270Mb/s时，可实现高清信号在550米的Belden 543945 CCTV同轴电缆上传输；在540Mb/s时，可实现全高清信号在300米的同轴电缆上传输；而在270Mb/s时，可在150米的Cat-5e/6 UTP电缆上进行高清信号传输。该接收器还具备串行数字环通输出功能，每通道都配有此功能，确保信号可以方便地进行内部或外部传递。此外，GV7704集成了音频解嵌合器，能够从视频通道中提取最多4个通道的I2S串行数字音频，支持32kHz、44.1kHz和48kHz采样率。 GV7704全面支持720p和1080p的高清格式，包括全高清的1080p50/59.94/60fps，高清的1080p25/29.97/30fps以及720p25/29.97/30/50/59.94/60fps等不同帧率。同时，它还遵循8/10-bit BT.1120和BT.656接口标准，确保视频质量达到行业标准。 GV7704是一款高度集成的解决方案，适用于需要长距离、高质量视频传输的监控和闭路电视系统，它提供了强大的电缆补偿和音频处理能力，以满足现代视频监控系统的需求。

GV7704

Final Data Sheet Rev.5

PDS-060376 June 2016

10 of 56

Semtech

www.semtech.com

M7 CH1_AOUT_1_2 Output

Channel 1 I

2

S Audio output 1 & 2.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

N7 CH1_AOUT_3_4 Output

Channel 1 I

2

S Audio output 3 & 4.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

A7 CH2_WCLK Output

Channel 2 word clock (32kHz, 44.1kHz, or 48kHz).

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

B7 CH2_ACLK Output

Channel 2 I

2

S Audio clock (64 x word clock).

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

C7 CH2_AOUT_1_2 Output

Channel 2 I

2

S Audio output 1 & 2.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

D7 CH2_AOUT_3_4 Output

Channel 2 I

2

S Audio output 3 & 4.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

A6 CH3_WCLK Output

Channel 3 word clock (32kHz, 44.1kHz, or 48kHz).

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

B6 CH3_ACLK Output

Channel 3 I

2

S Audio clock (64 x word clock).

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

C6 CH3_AOUT_1_2 Output

Channel 3 I

2

S Audio output 1 & 2.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

D6 CH3_AOUT_3_4 Output

Channel 3 I

2

S Audio output 3 & 4.

High impedance when signal is not present or user disables the

lane (DISABLE_VIDEO_LANE) or user disables audio

(DISABLE_AUDIO).

Table 1-1: GV7704 Pin Descriptions (Continued)

Pin Number Name Type Description

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

GV7704

Final Data Sheet Rev.5

PDS-060376 June 2016

11 of 56

Semtech

www.semtech.com

JTAG Interface

B5 TMS Input

Dedicated JTAG pin – Test Mode Select.

This pin is used to control the operation of the JTAG test.

Schmitt Trigger Input with Pull-Up.

If JTAG is not used this pin may be left floating.

C4 TDI Input

Dedicated JTAG pin – Test data input.

This pin is used to shift JTAG test data into the device.

Schmitt Trigger Input with Pull-Up.

If JTAG is not used this pin may be left floating.

C5 TDO Output

Dedicated JTAG pin – Test data output.

This pin is used to shift results from the device.

A5 TCK Input

Dedicated JTAG pin – Serial data clock signal.

This pin is the JTAG clock.

Schmitt Trigger Input.

If JTAG is not used this pin must be pulled LOW.

D4 TRST Input

Dedicated JTAG pin – Test Reset.

When set LOW, the JTAG logic will be reset.

Schmitt Trigger Input with Pull-Up.

If JTAG is not used this pin must be pulled LOW.

General I/O and Host Interface

K4 RESET Input

Digital active–low reset input. Used to reset the internal.

operating conditions to default settings.

Schmitt Trigger Input.

M5 CS Input Used to initiate and terminate GSPI commands. Active-low.

L4 SDIN Input Serial input data, clocked in on the rising edge of SCLK.

L5 SDOUT Output

Serial data output. Only used in GSPI mode. Clocked out on the

falling edge of SCLK.

Drive strength may be adjusted using register

GSPI_SDOUT_DRV_STRENGTH_SEL_REG.

N5 SCLK Input

Serial clock. The rising edge is used to latch the SDIN bits and the

falling edge to drive SDOUT bits.

D5 EXT_FW Input

External firmware loading control:

When HIGH, indicates to the GV7704 that the host will download

firmware to the GV7704.

When LOW, indicates to the GV7704 to boot with internal

firmware.

Table 1-1: GV7704 Pin Descriptions (Continued)

Pin Number Name Type Description

Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.Downloaded from Arrow.com.

剩余55页未读，继续阅读

从不瞎说

粉丝: 0
资源: 2

最新资源