BCM2711外设数据手册_bcm2711芯片手册

树莓派4b

BCM2711

需积分: 45 154 浏览量更新于2024-01-11 评论收藏 1.26MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

BCM2711 外设数据手册是关于树莓派的处理器芯片BCM2711的外设技术文档。该手册是由Broadcom Europe Ltd.于2012年发布的，基于以前的BCM2835 ARM外设文档进行了大量的更新和改进。2020年，Raspberry Pi (Trading) Ltd.对手册进行了最新的修订，确保了文档的完整性和准确性。数据手册的编写目的是为了向开发人员和制造商提供一种详细的参考，以了解BCM2711芯片的各种外设功能和特性。通过这个手册，使用者可以深入了解该芯片的各种接口、寄存器和功能模块的详细信息，并可以按照手册中的指导进行硬件设计和软件开发。该手册包含了众多的技术细节和规格参数，其中包括GPIO引脚清单、SPI接口、I2C接口、UART接口和USB接口等。这些外设模块可以用于连接和控制各种外部设备，如传感器、显示屏、存储设备和通信设备等。另外，数据手册还提供了关于时钟和时序、电源管理功能以及中断控制器等重要内容的详细说明。这些信息对于系统集成和性能优化非常关键，可以帮助开发者在设计和开发过程中更好地利用BCM2711芯片的功能和性能。数据手册的版本历史表明了手册的多次修订和完善。最新的版本发布于2020年10月16日，修正了GPIO基地址的错误，并对手册的样式进行了更新。这表明广大用户对于手册的正确性和易用性有很高的要求，而制造商也一直在积极地改进和更新手册，以满足用户的需求。该手册不仅提供了详细的技术信息，还提供了一些实际应用示例和开发工具的介绍，这对初学者和有经验的开发人员都是非常有帮助的。同时，手册还提供了一些其他资源的链接，包括最新版本的软件驱动程序和示例代码，以及社区论坛和技术支持等。总之，BCM2711 外设数据手册是一份非常重要的技术文档，对于使用BCM2711芯片的开发者和制造商来说，是一本必备的参考资料。通过阅读和理解手册中的内容，用户可以更加深入地了解和应用BCM2711芯片的外设功能，从而实现更高效、稳定和可靠的系统设计和开发。

资源详情

资源评论

资源推荐

Receiver enable

If this bit is clear no new symbols will be accepted by the receiver. Any symbols in progress of reception will be

finished.

Transmitter enable

If this bit is clear no new symbols will be sent by the transmitter. Any symbols in progress of transmission will be

finished.

Auto flow control

Automatic flow control can be enabled independent for the receiver and the transmitter.

CTS auto flow control impacts the transmitter only. The transmitter will not send out new symbols when the CTS line is

de-asserted. Any symbols in progress of transmission when the CTS line becomes de-asserted will be finished.

RTS auto flow control impacts the receiver only. In fact the name RTS for the control line is incorrect and should be RTR

(Ready to Receive). The receiver will de-assert the RTS (RTR) line when its receive FIFO has a number of empty spaces

left. Normally 3 empty spaces should be enough.

If looping back a mini UART using full auto flow control the logic is fast enough to allow the RTS auto flow level of '10' (De-

assert RTS when the receive FIFO has 1 empty space left).

Auto flow polarity

To offer full flexibility the polarity of the CTS and RTS (RTR) lines can be programmed. This should allow the mini

UART to interface with any existing hardware flow control available.

AUX_MU_STAT_REG Register

Description

The AUX_MU_STAT_REG provides a lot of useful information about the internal status of the mini UART not found on

a normal 16550 UART.

Table 14.

AUX_MU_STAT_REG

Bits Name Description Type Reset

31:28 Reserved. - - -

27:24 Transmit FIFO fill

level

These bits shows how many symbols are stored in the

transmit FIFO

The value is in the range 0-8

RO 0x0

23:20 Reserved. - - -

19:16 Receive FIFO fill

level

These bits shows how many symbols are stored in the

receive FIFO

The value is in the range 0-8

RO 0x0

15:10 Reserved. - - -

9 Transmitter done This bit is set if the transmitter is idle and the transmit FIFO

is empty.

It is a logic AND of bits 3 and 8

RO 0x1

8 Transmit FIFO is

empty

If this bit is set the transmitter FIFO is empty. Thus it can

accept 8 symbols.

RO 0x1

7 CTS line This bit shows the status of the UART1_CTS line. RO 0x0

6 RTS status This bit shows the status of the UART1_RTS line. RO 0x0

5 Transmit FIFO is

full

This is the inverse of bit 1 RO 0x0

BCM2711 ARM Peripherals

2.2. Mini UART 15

Bits Name Description Type Reset

4 Receiver overrun This bit is set if there was a receiver overrun. That is: one or

more characters arrived whilst the receive FIFO was full.

The newly arrived characters have been discarded. This bit

is cleared each time the AUX_MU_LSR_REG register is read.

RO 0x0

3 Transmitter is idle If this bit is set the transmitter is idle.

If this bit is clear the transmitter is busy.

RO 0x1

2 Receiver is idle If this bit is set the receiver is idle.

If this bit is clear the receiver is busy.

This bit can change unless the receiver is disabled

RO 0x1

1 Space available If this bit is set the mini UART transmitter FIFO can accept

at least one more symbol.

If this bit is clear the mini UART transmitter FIFO is full

RO 0x0

0 Symbol available If this bit is set the mini UART receive FIFO contains at

least 1 symbol

If this bit is clear the mini UART receiver FIFO is empty

RO 0x0

Receiver is idle

This bit is only useful if the receiver is disabled. The normal use is to disable the receiver, then check (or wait) until the

bit is set. Now you can be sure that no new symbols will arrive (e.g. now you can change the baudrate…).

Transmitter is idle

This bit tells if the transmitter is idle. Note that the bit will set only for a short time if the transmit FIFO contains data.

Normally you want to use bit 9: Transmitter done.

RTS status

This bit is useful only in receive Auto flow-control mode as it shows the status of the RTS line.

AUX_MU_BAUD_REG Register

Description

The AUX_MU_BAUD_REG register allows direct access to the 16-bit wide baudrate counter.

Table 15.

AUX_MU_BAUD_REG

Bits Name Description Type Reset

31:16 Reserved. - - -

15:0 Baudrate mini UART baudrate counter RW 0x0000

This is the same register as is accessed using the DLAB bit and the first two registers, but much easier to access.

2.3. Universal SPI Master (2x)

The two universal SPI masters are secondary low throughput SPI interfaces. Like the mini UART the devices need to be

enabled before they can be used.

BCM2711 ARM Peripherals

2.3. Universal SPI Master (2x) 16

If the system clock is 250 MHz and the speed field is zero the SPI clock frequency is 125 MHz. The practical SPI clock will

be lower as the I/O pads can not transmit or receive signals at such high speed. The lowest SPI clock frequency with a

250 MHz system clock is 30.5 KHz.

The hardware has an option to add hold time to the MOSI signal against the SPI clk. This is again done using the system

clock. So a 250 MHz system clock will add hold times in units of 4 ns. Hold times of 0, 1, 4 and 7 system clock cycles can

be used. (So at 250MHz an additional hold time of 0, 4, 16 and 28 ns can be achieved). The hold time is additional to the

normal output timing as specified in the data sheet.

2.3.2. Interrupts

The SPI block has two interrupts: TX FIFO is empty, SPI is Idle.

TX FIFO is empty

This interrupt will be asserted as soon as the last entry has been read from the transmit FIFO. At that time the

interface will still be busy shifting out that data. This also implies that the receive FIFO will not yet contain the last

received data. It is possible at that time to fill the TX FIFO again and read the receive FIFO entries which have been

received. There is a RX FIFO level field which tells you exactly how many words are in the receive FIFO. In general at

that time the receive FIFO should contain the number of TX items minus one (the last one still being received). Note

that there is no "receive FIFO full" interrupt as the number of entries received can never be more than the number of

entries transmitted.

SPI is Idle

This interrupt will be asserted when the transmit FIFO is empty and the SPI block has finished all actions (including

the CS-high time). By this time the receive FIFO will have received all data as well.

2.3.3. Long bit streams

The SPI module works in bursts of up to 32 bits. Some SPI devices require data which is longer than 32 bits. To do this

the user must make use of the two different data TX addresses: TX data written to one address causes the CS to remain

asserted. TX data written to the other address causes the CS to be de-asserted at the end of the transmit cycle. So in

order to exchange 96 bits you do the following:

Write the first two data words to one address, then write the third word to the other address.

2.3.4. SPI register details

AUX_SPI1_CNTL0_REG, AUX_SPI2_CNTL0_REG Registers

Description

The AUX_SPIx_CNTL0_REG registers control many features of the SPI interfaces.

Table 16.

AUX_SPI1_CNTL0_REG

AUX_SPI2_CNTL0_REG

Registers

Bits Name Description Type Reset

31:20 Speed Sets the SPI clock speed. spi_clk_freq =

system_clock_freq/2*(speed+1)

RW 0x000

19:17 Chip Selects The pattern output on the CS pins when active. RW 0x7

16 Post-input mode If set the SPI input works in post-input mode.

For details see text further down

RW 0x0

15 Variable CS If 1 the SPI takes the CS pattern and the data from the TX

FIFO

If 0 the SPI takes the CS pattern from bits 17-19 of this

Set this bit only if bit 14 (variable width) is also set

RW 0x0

BCM2711 ARM Peripherals

2.3. Universal SPI Master (2x) 18

Bits Name Description Type Reset

14 Variable width If 1 the SPI takes the shift length and the data from the TX

FIFO

If 0 the SPI takes the shift length from bits 0-5 of this

RW 0x0

13:12 DOUT Hold time Controls the extra DOUT hold time in system clock cycles.

00 : No extra hold time

01 : 1 system clock extra hold time

10 : 4 system clocks extra hold time

11 : 7 system clocks extra hold time

RW 0x0

11 Enable Enables the SPI interface. Whilst disabled the FIFOs can

still be written to or read from

This bit should be 1 during normal operation.

RW 0x0

10 In rising If 1 data is clocked in on the rising edge of the SPI clock

If 0 data is clocked in on the falling edge of the SPI clock

RW 0x0

9 Clear FIFOs If 1 the receive and transmit FIFOs are held in reset (and

thus flushed.)

This bit should be 0 during normal operation.

RW 0x0

8 Out rising If 1 data is clocked out on the rising edge of the SPI clock

If 0 data is clocked out on the falling edge of the SPI clock

RW 0x0

7 Invert SPI CLK If 1 the 'idle' clock line state is high.

If 0 the 'idle' clock line state is low.

RW 0x0

6 Shift out MS bit

first

If 1 the data is shifted out starting with the MS bit. (bit 31 or

bit 23)

If 0 the data is shifted out starting with the LS bit. (bit 0)

RW 0x0

5:0 Shift length Specifies the number of bits to shift

This field is ignored when using 'variable width' mode

RW 0x00

Invert SPI CLK

Changing this bit will immediately change the polarity of the SPI clock output. It is recommended to not do this when

the CS is active, as the connected devices will see this as a clock change.

DOUT hold time

Because the interface runs off fast silicon the MOSI hold time against the clock will be very short. This can cause

considerable problems on SPI slaves. To make it easier for the slave to see the data the hold time of the MOSI out

against the SPI clock out is programmable.

Variable width

In this mode the shift length is taken from the transmit FIFO. The transmit data bits 28:24 are used as shift length and

the data bits 23:0 are the actual transmit data. If the option 'shift MS out first' is selected the first bit shifted out will be

bit 23. The receive data will arrive as normal.

BCM2711 ARM Peripherals

2.3. Universal SPI Master (2x) 19

剩余163页未读，继续阅读

wangdachui_ooi

粉丝: 29
资源: 1

会员权益专享

"BCM2711外设数据手册详解及更新历史"

评论0

会员权益专享

最新资源

"BCM2711外设数据手册详解及更新历史"

评论0

2711_1p0- 树莓派4B 芯片手册_驱动开发必备.pdf

bcm2711-peripherals.pdf

2711_1p0- 树莓派4B 芯片手册.pdf

bcm2711参考手册

raspberry pi bcm2711文档

bcm2711 boot emmmc烧写

bcm2711 调试

bcm89811数据手册

BCM2711芯片是什么芯片

bcm2837芯片手册

bcm8955x 手册

蒙迪欧bcm模块编码数据在哪里看？

bcm5396中文手册

bcm89811手册

bcm43684 databook

BCM5395 、BCM5396、BCM5397、BCM5398

bcm5396 datasheet

bcm88e1111 pdf

bcm 4709c 引脚

bcm5396原理图

会员权益专享

最新资源