STM32F0xx Cortex-M0编程手册概览

2星需积分: 9 172 浏览量更新于2024-07-21 收藏 822KB PDF 举报

"STM32F0xx系列编程手册，详细介绍了Cortex-M0处理器的编程模型、指令集和核心外设。" STM32F0xx编程手册是针对基于Cortex-M0内核的微控制器的开发人员的重要参考资料。手册详细阐述了STM32F0xx系列芯片的软件开发和系统级设计所需的关键信息。Cortex-M0处理器是专为微控制器市场设计的高性能32位处理器，它具备以下主要优势： 1. 强大的处理性能与快速中断处理：STM32F0xx处理器能够提供卓越的处理能力，并在中断处理方面表现出色，这在实时性要求高的嵌入式应用中至关重要。 2. 强大的系统调试功能：通过丰富的断点和跟踪功能，开发者可以更有效地进行软件调试，从而提高开发效率和产品质量。 3. 高效的处理器核心、系统和内存管理：Cortex-M0内核优化了内存访问和系统资源的使用，以实现高效能和低功耗。 4. 极低的功耗：集成的睡眠模式有助于在保持高性能的同时，降低微控制器的功耗，适合电池供电和其他对能耗敏感的应用。 5. 平台安全性：处理器内置的安全特性提供了基础平台的安全保障，这对于物联网(IoT)设备和其他安全敏感的应用尤为重要。手册包含以下主要内容： 1. 关于文档：这部分介绍文档的目的、排版约定和缩略语表，帮助读者更好地理解手册结构和术语。 2. STM32Cortex-M0处理器和核心外设简介：深入讲解了STM32Cortex-M0处理器的体系结构，包括系统层面的接口，以及如何与外部设备交互。 3. 编程模型：详述了处理器的运行方式，包括指令集的使用、程序执行流程以及寄存器布局等。 4. 核心外设描述：涵盖了STM32F0xx系列中的各种外围设备，如GPIO（通用输入输出）、定时器、ADC（模数转换器）、串口通信等，并指导如何使用这些外设进行系统扩展和功能实现。 5. 开发工具和固件库：提供关于如何利用开发环境、编译器和固件库进行应用程序开发的指导。 6. 应用示例：可能包含实际项目中的一些示例代码和应用场景，帮助开发者理解和应用所学知识。 7. 错误处理和异常处理：详细说明了错误检测机制和异常处理流程，确保程序的稳定性和可靠性。通过这份编程手册，开发者可以全面了解STM32F0xx系列微控制器的特性和功能，从而编写出高效、可靠的嵌入式软件。对于那些希望进入或已经在STM32平台工作的开发者来说，这是一份不可或缺的参考资料。

PM0215 The STM32 Cortex-M0 processor

Doc ID 022979 Rev 1 15/91

Execution program status register

The EPSR contains the Thumb state bit.

See the register summary in Table 3 on page 12 for the EPSR attributes. The bit

assignments are:

Attempts to read the EPSR directly through application software using the MSR instruction

always return zero. Attempts to write the EPSR using the MSR instruction in application

software are ignored. Fault handlers can examine EPSR value in the stacked PSR to

indicate the operation that is at fault. See Section 2.3.6: Exception entry and return on

page 25.

The following can clear the T bit to 0:

● instructions BLX, BX and POP{PC}

● restoration from the stacked xPSR value on an exception return

● bit[0] of the vector value on an exception entry.

Attempting to execute instructions when the T bit is 0 results in a HardFault or lockup. See

Lockup on page 28 for more information.

Interruptable-restartable instructions

LDM and STM are interruptable-restartable instructions. If an interrupt occurs during the

execution of one of these instructions, the processor abandons execution of the instruction.

After servicing the interrupt, the processor restarts execution of the instruction from the

beginning.

Exception mask registers

The exception mask registers disable the handling of exceptions by the processor. Disable

exceptions where they might impact on timing critical tasks or code sequences.

To disable or re-enable exceptions use the MSR and MRS instructions, or the CPS

instruction to change the value of PRIMASK. See MRS on page 64, MSR on page 65, and

CPSID CPSIE on page 62 for more information.

Priority mask register

The PRIMASK register prevents activation of all exceptions with configurable priority. See

the register summary in Table 3 on page 12 for its attributes.

Figure 4. PRIMASK register bit assignments

Table 7. EPSR bit definitions

Bits Description

Bits 31:25 Reserved.

Bit 24 T: Thumb state bit.

Bits 23:0 Reserved.



5HVHUYHG



35,0$6.

PM0215 The STM32 Cortex-M0 processor

Doc ID 022979 Rev 1 17/91

2.1.4 Exceptions and interrupts

The Cortex-M0 processor supports interrupts and system exceptions. The processor and

the NVIC prioritize and handle all exceptions. An exception changes the normal flow of

software control. The processor uses handler mode to handle all exceptions except for

reset. See Exception entry on page 26 and Exception return on page 27 for more

information. The NVIC registers control interrupt handling. See Nested vectored interrupt

controller (NVIC) on page 70 for more information.

2.1.5 Data types

The processor manages all memory accesses as little-endian. See Memory regions, types

and attributes on page 19 for more information. It supports the following data types:

● 32-bit words

● 16-bit halfwords

● 8-bit bytes

2.1.6 The Cortex microcontroller software interface standard (CMSIS)

ARM provides the Cortex Microcontroller Software Interface Standard (CMSIS) for

programming Cortex-M0 microcontrollers. The CMSIS is an integrated part of the device

driver library. For a Cortex-M0 microcontroller system, the Cortex Microcontroller Software

Interface Standard (CMSIS) defines:

● A common way to:

– Access peripheral registers

– Define exception vectors

● The names of:

– The registers of the core peripherals

– The core exception vectors

● A device-independent interface for RTOS kernels.

The CMSIS includes address definitions and data structures for the core peripherals in the

Cortex-M0 processor.

The CMSIS simplifies software development by enabling the reuse of template code and the

combination of CMSIS-compliant software components from various middleware vendors.

Software vendors can expand the CMSIS to include their peripheral definitions and access

functions for those peripherals.

This document includes the register names defined by the CMSIS, and gives short

descriptions of the CMSIS functions that address the processor core and the core

peripherals.

Note: This document uses the register short names defined by the CMSIS. In a few cases these

differ from the architectural short names that might be used in other documents.

The following sections give more information about the CMSIS:

● Power management programming hints on page 30

● CMSIS intrinsic functions on page 35

● Interrupt set-enable register (ISER) on page 71

● NVIC programming hints on page 75

PM0215 The STM32 Cortex-M0 processor

Doc ID 022979 Rev 1 19/91

2.2.1 Memory regions, types and attributes

The memory map is split into regions. Each region has a defined memory type, and some

regions have additional memory attributes. The memory type and attributes determine the

behavior of accesses to the region.

The memory types are:

The different ordering requirements for Device and Strongly-ordered memory mean that the

memory system can buffer a write to Device memory, but must not buffer a write to Strongly-

ordered memory.

Additional memory attributes include:

2.2.2 Memory system ordering of memory accesses

For most memory accesses caused by explicit memory access instructions, the memory

system does not guarantee that the order in which the accesses complete matches the

program order of the instructions, providing this does not affect the behavior of the

instruction sequence. Normally, if correct program execution depends on two memory

accesses completing in program order, software must insert a memory barrier instruction

between the memory access instructions, see Section 2.2.4: Software ordering of memory

accesses on page 20.

However, the memory system does guarantee some ordering of accesses to Device and

Strongly-ordered memory. For two memory access instructions A1 and A2, if A1 occurs

before A2 in program order, the ordering of the memory accesses caused by two

instructions is:

Normal The processor can re-order transactions for efficiency, or

perform speculative reads.

Device The processor preserves transaction order relative to other

transactions to Device or Strongly-ordered memory.

Strongly-ordered The processor preserves transaction order relative to all other

transactions.

Execute Never (XN) Means the processor prevents instruction accesses. Any

attempt to fetch an instruction from an XN region causes a

HardFault exception.

Table 10. Ordering of memory accesses

(1)

1. - means that the memory system does not guarantee the ordering of the accesses.

< means that accesses are observed in program order, that is, A1 is always observed before A2.

Normal access

Device access Strongly

ordered

access

Non-shareable Shareable

Normal access - - - -

Device access, non-shareable - < - <

Device access, shareable - - < <

Strongly ordered access - < < <

剩余90页未读，继续阅读

_柯南Conan_

粉丝: 6
资源: 12

STM32F0xx Cortex-M0编程手册概览

STM32F0标准外设函数库手册

STM32F031X6中文手册

STM32F0开发例程

STM32F0x1 STM32F0x2 STM32F0x3数据手册

stm32f0xx_stdperiph_lib_um.rar_Um. . ._stm32f051_stm32f0xx

STM32F0xx_StdPeriph_Lib_V1.3.1.rar_STM32F0 lib_STM32F0_库函数_STM32

STM32F0xx中文参考手册.pdf

stm32f0_stdperiph_lib_STM32F0xx_StdPeriph_Lib_V1.3.1

STM32F0参考手册,编程手册

STM32F0 最新中文手册

最新资源