"2022最新DDR5 RDIMM标准JESD305-R8-RCE_v1详解"

版权申诉

5星 · 超过95%的资源 147 浏览量更新于2024-02-20 收藏 855KB PDF 举报

JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM是一项标准化的技术规范，旨在规范和指导DDR5 RDIMM（Registered Dual In-line Memory Module）产品的设计、制造和应用。该规范由JEDEC固态技术协会发布，并已经得到JEDEC董事会和法律顾问的审查和批准。DDR5 RDIMM Standard Annex E是JEDEC JESD305-R8-RCE_v1的附件，提供了关于DDR5 RDIMM产品的详细技术要求和规范，旨在确保DDR5 RDIMM产品的互操作性和稳定性。根据JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM标准，DDR5 RDIMM产品应当符合附件E中的规范要求，包括但不限于产品的物理尺寸、电气特性、信号传输参数、时序规范、控制和管理功能等方面的规定。该标准规定了DDR5 RDIMM产品的接口类型、插槽规格、针脚定义以及排列方式，以确保其与DDR5内存控制器和主板的兼容性。此外，JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM标准还对DDR5 RDIMM产品的工作温度范围、电源供应规范、时钟频率、刷新要求、ECC（纠错码）功能等方面做出了具体规定。这些规范不仅有助于DDR5 RDIMM产品的设计和制造，也为生产厂家和消费者提供了统一的质量保证和性能指标。结合JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM标准，厂商可以确保其DDR5 RDIMM产品的品质和性能达到行业要求，为客户提供稳定可靠的内存解决方案。同时，通过与其他厂商共同遵守同一标准，DDR5 RDIMM产品之间可以实现更好的互操作性和兼容性，为整个行业带来更高的产品质量和用户体验。总的来说，JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM标准的发布将对DDR5 RDIMM产品的设计、制造和市场应用产生积极影响。该标准将推动DDR5 RDIMM产品的技术进步和质量提升，为消费者带来更可靠、更高性能的内存体验，同时也为厂商提供了统一的设计和制造指南，有利于整个行业的可持续发展。 JEDEC JESD305-R8-RCE_v1 2022 DDR5 RDIMM标准具有一定的权威性和可靠性，可作为DDR5 RDIMM产品设计和制造的重要参考依据，有助于推动行业技术和产品的提升。

JEDEC Standard No. 305-R8-RCE

Version 1.0

-ii-

Contents (cont'd)

Table 9 — R/C E0 – Trace Lengths for DQ[31:00]_A, CB[07:00]_A, DQS[04:00]_t_A, and

DQS[04:00]_c_A ............................................................................................................................. 10

Table 10 — R/C E0 – Trace Lengths for DQ[31:00]_B, CB[07:00]_B, DQS[04:00]_t_B, and

DQS[04:00]_c_B ........................................................................................................................... 11

Table 11 — Trace Lengths for Post Register Address and Command Net Structures ....................................... 12

Table 12 — Trace Lengths for Post Register Control Net Structures ................................................................ 13

Table 13 — Trace Lengths for Pre-Register Address, Command, and Parity Net Structures ............................ 14

Table 14 — Voltage Operating Conditions ........................................................................................................ 15

Table 15 — Trace Lengths for RESET_n and QRST_n_[B:A] Net Structures ................................................. 16

Table 16 — Trace Lengths for ALERT_n Output Net Structures ...................................................................... 17

Table 17 — Trace Lengths for DERROR_in_n_[B:A] Net Structures .............................................................. 17

Table 18 — RC E0 – SPD Programming ........................................................................................................... 18

Table 19 — PCB Fabrication ............................................................................................................................. 19

Figures

Figure 1 — General Layout ................................................................................................................................. 3

Figure 2 — X80 DIMM, Populated as Two Package Ranks of x8 DDR5 SDRAMs (Part 1 of 4) ...................... 4

Figure 3 — X80 DIMM, Populated as Two Package Ranks of x8 DDR5 SDRAMs (Part 2 of 4) ...................... 5

Figure 4 — X80 DIMM, Populated as Two Package Ranks of x8 DDR5 SDRAMs (Part 3 of 4) ...................... 6

Figure 5 — X80 DIMM, Populated as Two Package Ranks of x8 DDR5 SDRAMs (Part 4 of 4) ...................... 7

Figure 6 — Net Structure Routing for Register Clock Input ............................................................................... 8

Figure 7 — Net Structure Routing for Register Clock Output to SDRAM Load QACK_C_[B:A],

QACK_T_[B:A], QCCK_C_[B:A], and QCCK_T_[B:A] .............................................................. 9

Figure 8 — Net Structure Routing for DQ, CB, DQS_t, and DQS_c ................................................................ 10

Figure 9 — Net Structure Routing for QACA[13:00]_[B:A] ............................................................................ 12

Figure 10 — Net Structure Routing for QACS[01:00]_[B:A] ........................................................................... 13

Figure 11 — Net Structure Routing for CA[06:00]_[B:A], CS[01:00]_n_[B:A], and PAR_[B:A] ...................

igure 12 — DIMM Impedance Profile ............................................................................................................ 15

Figure 13 — Net Structure Routing for RESET_n and QRST_n_[B:A] ........................................................... 16

Figure 14 — Net Structure Routing for ALERT_n ............................................................................................ 16

Figure 15 — Net Structure Routing for DERROR_in_n_[B:A] ........................................................................ 17

Downloaded by 65 56 (cdm_lj@163.com) on Oct 25, 2022, 5:27 pm PDT

JEDEC

剩余27页未读，继续阅读

std86021

粉丝: 106
资源: 2809

"2022最新DDR5 RDIMM标准JESD305-R8-RCE_v1详解"

【最新版可复制文字】 JESD305-R8-RCE_v1 2022 DDR5 RDIMM Standard

【最新版可复制文字】 JESD305-R8-RCC_v1 2022 DDR5 RDIMM Standard,

【最新版可复制文字】 JEDEC JESD305-R8-RCC_v1 2022 DDR5 RDIMM

JESD305-R8-RCE_v1 2022 DDR5 RDIMM Standard Annex E.pdf

【最新版可复制文字】 JEDEC JESD308-U4-RCE_v1 2022 DDR5 UDIMM Raw

【最新版可复制文字】 JEDEC JESD305-R8-RCA_v1.0 2022 DDR5 RDIMM

【最新版可复制文字】 JEDEC JESD305-R4-RCF_v1 2022 DDR5 RDIMM

【最新版可复制文字】 JEDEC JESD309-S0-RCC_v1 2022 DDR5 SODIMM

【最新版可复制文字】 JEDEC JESD309-S0-RCB_v1 2022 DDR5 SODIMM Raw

【最新版可复制文字】 JEDEC JESD308-U0-RCC_v1 2022 DDR5 UDIMM Raw

最新资源