FT232H：USB转串口芯片技术手册

需积分: 9 155 浏览量更新于2024-07-19 1 收藏 1.79MB PDF 举报

"FT232HS 单通道高速USB到多功能UART/FIFO集成电路的数据手册" FT232H是一款由FutureTechnologyDevicesInternationalLimited（FTDI）公司生产的单通道高速USB到UART/FIFO接口芯片。这款芯片设计灵活，适用于多种工业标准的串行或并行接口。FT232H的主要特性包括： 1. 单通道USB到串行/并行端口：FT232H可以配置为不同的串行或并行接口，满足各种应用需求。 2. 内置USB协议处理：芯片内部处理完整的USB协议，无需用户进行特定的USB固件编程，简化了设计过程。 3. USB2.0高速兼容性：支持USB2.0高速模式（480Mbps）和全速模式（12Mbps），提供高速数据传输能力。 4. 多协议同步串行引擎（MPSSE）：MPSSE功能使得同步串行协议设计变得更加简单，如USB到JTAG、I2C、SPI（主模式）或脉冲宽度调制（PWM）等。 5. UART传输速率高达12Mbps：尽管实际RS232数据速率受限于外部电平转换器，但FT232H仍能实现高速UART通信。 6. 异步245FIFO模式：在USB到异步245FIFO模式下，数据传输速率可达8M字节/秒，适合大数据量传输。 7. 同步245FIFO模式：提供同步FIFO模式，优化了高速同步数据流的处理。 8. 其他特性：FT232H还具有电源管理功能，低功耗模式，以及多种设备识别和配置选项，以适应不同应用场景。这款芯片广泛应用于嵌入式系统、数据采集、测试与测量设备、工业控制、通信设备和各种需要USB与串行接口转换的场合。通过详细的FT232H数据手册，开发者可以了解如何正确地连接和配置该芯片，从而有效地将串口设备接入USB系统，为初学者提供了宝贵的参考资料。

Document No.: FT_000288

FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC

Datasheet Version 1.82

Clearance No.: FTDI #199

Pin No.

Name

Type

Description

OSCI

INPUT

Oscillator input.

OSCO

OUTPUT

Oscillator output.

REF

INPUT

Current reference – connect via a 12KΩ resistor @ 1% to GND.

I/O

USB Data Signal Minus.

I/O

USB Data Signal Plus.

TEST

INPUT

IC test pin – for normal operation must be connected to GND.

RESET#

INPUT

Reset input (active low).

PWRSAV#

INPUT

USB Power Save input. This is an EEPROM configurable option which

is set using a ’Suspend on ACBus7 Low’ bit in FT_PROG . This option

is available when the FT232H is on a self powered mode and is used

to prevent forcing current down the USB lines when the host or hub

is powered off.

PWRSAV# = 1 : Normal Operation

PWRSAV# = 0 : FT232H forced into SUSPEND mode.

PWRSAV# can be connected to VBUS of the USB connector (via a

39KΩ resistor). When this input goes high, then it indicates to the

FT232H that it is connected to a host PC. When the host or hub is

powered down then the FT232H is held in SUSPEND mode.

Table 3.2 Common Function pins

Document No.: FT_000288

FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC

Datasheet Version 1.82

Clearance No.: FTDI #199

Pin No.

Name

Type

Description

EECS

I/O

EEPROM – Chip Select. Tri-State during device reset.

EECLK

OUTPUT

Clock signal to EEPROM. Tri-State during device reset. When not in reset, this

outputs the EEPROM clock.

EEDATA

I/O

EEPROM – Data I/O. Connect directly to Data-in of the EEPROM and to Data-out

of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCCD

via a 10K resistor for correct operation. Tri-State during device reset.

Table 3.3 EEPROM Interface Group

Pin No.

Name

Type

Description

ADBUS0

Output

Configurable Output Pin, the default configuration is Transmit Asynchronous Data

Output.

ADBUS1

Input

Configurable Input Pin, the default configuration is Receiving Asynchronous Data

Input.

ADBUS2

Output

Configurable Output Pin, the default configuration is Request to Send Control

Output / Handshake Signal.

ADBUS3

Input

Configurable Input Pin, the default configuration is Clear To Send Control Input /

Handshake Signal.

ADBUS4

Output

Configurable Output Pin, the default configuration is Data Terminal Ready Control

Output / Handshake Signal.

ADBUS5

Input

Configurable Input Pin, the default configuration is Data Set Ready Control Input /

Handshake Signal.

ADBUS6

Input

Configurable Input Pin, the default configuration is Data Carrier Detect Control

Input.

ADBUS7

Input

Configurable Input Pin, the default configuration is Ring Indicator Control Input.

When remote wake up is enabled in the EEPROM taking RI# low can be used to

resume the PC USB host controller from suspend. (Also see note 1, 2, 3 in section

4.12)

ACBUS0

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

ACBUS1

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

ACBUS2

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

ACBUS3

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

ACBUS4

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

ACBUS5

I/O

Configurable ACBUS I/O Pin. Function of this pin is configured in the device

EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.

See ACBUS Signal Options, Table 3.5.

Document No.: FT_000288

FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC

Datasheet Version 1.82

Clearance No.: FTDI #199

3.4 ACBUS Signal Option

If the external EEPROM is fitted, the following options can be configured on the CBUS I/O pins using the

software utility FT_PROG which can be downloaded from the FTDI utilities page. CBUS signal options are

common to both package versions of the FT232H. The default configuration is described in section 7.

ACBUS Signal

Option

Available On ACBUS Pin

Description

TXDEN

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

TXDEN = (TTL level). Used with RS485 level converters to

enable the line driver during data transmit. TXDEN is

active from one bit time before the start bit is transmitted

on TXD until the end of the stop bit.

*PWREN#

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

Output is low after the device has been configured by

USB, then high during USB suspend mode. This output can

be used to control power to external logic P-Channel logic

level MOSFET switch. Enable the interface pull-down

option when using the PWREN# in this way.*

TXLED#

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

TXLED = Transmit signalling output. Pulses low when

transmitting data (TXD) to the external device. This can

be connected to an LED.

RXLED#

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

RXLED = Receive signalling output. Pulses low when

receiving data (RXD) from the external device. This can be

connected to an LED.

TX&RXLED#

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

LED drive – pulses low when transmitting or receiving data

from or to the external device. See Section 4.11 for more

details.

SLEEP#

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

Goes low during USB suspend mode. Typically used to

power down an external TTL to RS232 level converter IC

in USB to RS232 converter designs.

**CLK30

ACBUS0, ACBUS5, ACBUS6,ACBUS8,

ACBUS9

30MHz Clock output.

**CLK15

ACBUS0, ACBUS5, ACBUS6,ACBUS8,

ACBUS9

15MHz Clock output.

**CLK7.5

ACBUS0, ACBUS5, ACBUS6,ACBUS8,

ACBUS9

7.5MHz Clock output.

TriSt-PU

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

Input Pull Up

DRIVE 1

ACBUS0, ACBUS5, ACBUS6,ACBUS8,

ACBUS9

Output High

DRIVE 0

ACBUS0, ACBUS1, ACBUS2, ACBUS3,

ACBUS4, ACBUS5, ACBUS6, ACBUS8,

ACBUS9

Output Low

I/O mode

ACBUS5, ACBUS6,ACBUS8, ACBUS9

ACBUS BitBang

Table 3.5 ACBUS Configuration Control

* Must be used with a 10kΩ resistor pull up.

**When in USB suspend mode the outputs clocks are also suspended.

剩余65页未读，继续阅读

qq_36189269

粉丝: 0
资源: 2

FT232H：USB转串口芯片技术手册

CH340 USB转串口芯片手册

CH340 USB转串口芯片中文手册深度解析

CH340 USB转串口芯片中文手册

USB转串口CH341T芯片手册

串口转USB驱动程序_串口转USB程序_

CP2104—USB转串口芯片中文手册

HI2108 USB转4串口芯片手册及资料

CP2101串口转USB桥接芯片详细数据手册

CP2102 USB转串口芯片技术手册

CP2104 USB转串口芯片手册：特性与应用

最新资源