JEDEC Standard No. 209-5B
xiv
Figure 234 — Temp Sensor Timing ............................................................................................... 404
Figure 235 — Interval oscillator offset_temp ................................................................................. 408
Figure 236 — Interval oscillator offset_volt ................................................................................... 408
Figure 237 — In case of WCK2DQI Interval Oscillator is stopped by MPC Command ...................... 411
Figure 238 — In case of WCK2DQI Interval Oscillator is stopped by Interval Timer ........................ 411
Figure 239 — In case of WCK2DQO Interval Oscillator is stopped by MPC Command .................... 412
Figure 240 — In case of WCK2DQO Interval Oscillator is stopped by Interval Timer ....................... 412
Figure 241 — WCK2DQI/WCK2DQO Interval Oscillator Start/Stop Command Constraints Timing .. 413
Figure 242 — DVFSC High (VDD2H) to Low (VDD2L) Transition ................................................ 415
Figure 243 — DVFSC Low (VDD2L) to High (VDD2H) Transition ................................................ 415
Figure 244 — Example DVFSC Block Diagram ............................................................................. 416
Figure 245 —DVFSQ High (VDDQ) to Low Transition Flow Chart ................................................ 417
Figure 246 — DVFSQ High (VDDQ) to Low Transition Timing ..................................................... 417
Figure 247 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart without VRCG ........... 418
Figure 248 — DVFSQ Low (VDDQ) to High Transition Timing without VRCG during VddQ ramp .. 419
Figure 249 — DVFSQ Low (VDDQ) to High (VDDQ) Transition Flow Chart with VRCG ............... 420
Figure 250 — DVFSQ Low (VDDQ) to High Transition with VRCG .............................................. 420
Figure 251 — Data copy granularity and reference data configuration in BL32 ................................. 421
Figure 252 — Example of Write Data Copy Function Timing Diagram ............................................ 423
Figure 253 — Example of Read Data Copy Function Timing Diagram ............................................. 425
Figure 254 — Write X timing at Sync off: BG Mode, CKR (WCK vs. CK) = 4:1, BL=16 .................. 427
Figure 255 — Consecutive Write and Write X timing at Sync off: BG Mode, CKR (WCK vs.
CK) = 4:1, BL=16 ................................................................................................ 427
Figure 256 — Consecutive Write and Write X timing at Sync: BG Mode, CKR (WCK vs.
CK) = 4:1, BL=16 ................................................................................................ 428
Figure 257 — Write w/ write X issuing timing at Sync state. ........................................................... 428
Figure 258 — CAS_WRX Command timing after WCK2CK sync state is expired ............................ 429
Figure 259 — Guard Key Timing Diagram .................................................................................... 431
Figure 260 — PPR Timing ........................................................................................................... 432
Figure 261 — DFE pre-drive requirement ...................................................................................... 440
Figure 262 — Per-pin DFE pre-drive requirement .......................................................................... 441
Figure 263 — Example of DFE quantities of DQ bits...................................................................... 442
Figure 264 — Write command showing link ECC transfer .............................................................. 443
Figure 265 — Read command showing Link ECC transfer .............................................................. 444
Figure 266 — Data flow on a memory Write operation ................................................................... 447
Figure 267 — Data flow on a memory Read operation .................................................................... 448
Figure 268 — Timing Relationship among CK, WCK and RDQS .................................................... 451
Figure 269 — SE to Differential CK and Write DQS -FSP Switching Timing ................................... 452
Figure 270 — Differential to SE CK and Write DQS -FSP Switching Timing ................................... 453
Figure 271 — VRCG status change to high current mode: Single-ended Clock Case ......................... 454
Figure 272 — VRCG status change to high current mode: Differential Clock Case ........................... 454
Figure 273 — Enhanced WCK Always On Mode Timing Example .................................................. 457
Figure 274 — Write Timing Diagram (BG mode, CKR=4:1, BL32) Example for BL/n, BL/n_min
and BL/n_max ...................................................................................................... 460
Figure 275 — DC Voltage Range .................................................................................................. 504
Figure 276 — VDDQ Tolerance Definition in Allowable Range ...................................................... 504
Figure 277 — Zprofile Z(f) of the system at the DRAM package solder ball (without the DRAM
component) .......................................................................................................... 505
Figure 278 — A simplified Z(f) system electrical model and frequency response of the behavioral PDN
electrical load model without the DRAM component per voltage domain per channel. 506
Figure 279 — Overshoot and Undershoot Definition ...................................................................... 510
Figure 280 — CK Differential Input Voltage .................................................................................. 510
Figure 281 — Definition of differential Clock Peak Voltage ............................................................ 511
Figure 282 — Clock Single ended Input Voltage ............................................................................ 512
Figure 283 — Differential Input Slew Rate Definition for CK_t, CK_c ............................................ 513
Figure 284 — Differential Input Slew Rate Definition for CK_t, CK_c ............................................ 514
Figure 285 — WCK Differential Input Voltage ............................................................................... 515
Figure 286 — Definition of differential WCK Peak Voltage ............................................................ 516
剩余619页未读，继续阅读
MapleKing1990
- 粉丝: 0
- 资源: 6
我的内容管理
展开
最新资源
- 达梦数据库DM8手册大全：安装、管理与优化指南
- Python Matplotlib库文件发布：适用于macOS的最新版本
- QPixmap小demo教程：图片处理功能实现
- YOLOv8与深度学习在玉米叶病识别中的应用笔记
- 扫码购物商城小程序源码设计与应用
- 划词小窗搜索插件：个性化搜索引擎与快速启动
- C#语言结合OpenVINO实现YOLO模型部署及同步推理
- AutoTorch最新包文件下载指南
- 小程序源码‘有调’功能实现与设计课程作品解析
- Redis 7.2.3离线安装包快速指南
- AutoTorch-0.0.2b版本安装教程与文件概述
- 蚁群算法在MATLAB上的实现与应用
- Quicker Connector: 浏览器自动化插件升级指南
- 京东白条小程序源码解析与实践
- JAVA公交搜索系统：前端到后端的完整解决方案
- C语言实现50行代码爱心电子相册教程
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
