vivado锁相环相位设置

在Vivado中，锁相环（Clocking Management Tiles）的相位可以进行动态调整。可以通过选择output clocks选项卡，在该选项卡中勾选需要输出时钟的个数，并可以更改输出名、输出频率、相位和占空比等参数。此外，还可以设置复位信号的有效性以及利用lock信号作为逻辑的复位。<span class="em">1</span><span class="em">2</span><span class="em">3</span>
#### 引用[.reference_title]
- *1* *3* [Vivado下的PLL（锁相环）实验](https://blog.csdn.net/m0_58413328/article/details/121060324)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
- *2* [FPGA学习 PLL锁相环](https://blog.csdn.net/m0_53606280/article/details/123738876)[target="_blank" data-report-click={"spm":"1018.2226.3001.9630","extra":{"utm_source":"vip_chatgpt_common_search_pc_result","utm_medium":"distribute.pc_search_result.none-task-cask-2~all~insert_cask~default-1-null.142^v93^chatsearchT3_2"}}] [.reference_item style="max-width: 50%"]
[ .reference_list ]