用Verilog语言来写一个分频器

module divider(input clk, output reg out);

reg [31:0] counter;

always @(posedge clk) begin
if (counter == 25000000) begin // 1 Hz
out <= ~out;
counter <= 0;
end else begin
counter <= counter + 1;
end
end

endmodule