用Quartus设计边沿触发的D触发器的Verilog语言

module edge_triggered_dff (
input clock,
input reset,
input d,
output reg q);

always@(posedge clock or negedge reset) begin
if (!reset) begin
q <= 1'b0;
end else begin
q <= d;
end
end

endmodule