"ADS1278高精度采集芯片技术规格与应用介绍"

需积分: 50 166 浏览量更新于2024-01-12 1 收藏 1.42MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源推荐

SCLK

FSYNC

DOUT

DIN

DOHD

FPW

SCLK

SPW

FRAME

FPW

DIHD

MSBPD

DIST

Bit23(MSB) Bit22 Bit21

DOPD

CLK

CPW

CLK

ADS1274

ADS1278

www.ti.com

SBAS367F –JUNE 2007– REVISED FEBRUARY 2011

FRAME-SYNC FORMAT TIMING

FRAME-SYNC FORMAT TIMING SPECIFICATION

For T

= –40°C to +105°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 2.2V, unless otherwise noted.

SYMBOL PARAMETER MIN TYP MAX UNIT

High-Speed mode 27 10,000 ns

CLK

CLK period (1/f

CLK

) (see Table 7)

Other modes 37 10,000 ns

CPW

CLK positive or negative pulse width 11 ns

Falling edge of CLK to falling edge of SCLK –0.25 0.25 t

CLK

FRAME

Frame period (1/f

DATA

)

(1)

256 2560 t

CLK

FPW

FSYNC positive or negative pulse width 1 t

SCLK

Rising edge of FSYNC to rising edge of SCLK 5 ns

Rising edge of SCLK to rising edge of FSYNC 5 ns

SCLK

SCLK period

(2)

1 t

CLK

SPW

SCLK positive or negative pulse width 0.4 t

CLK

DOHD

(3)(4)

SCLK falling edge to old DOUT invalid (hold time) 10 ns

31 ns

DOPD

(4)

SCLK falling edge to new DOUT valid (propagation delay) 21 ns

(5)

25 ns

(6)

31 ns

MSBPD

FSYNC rising edge to DOUT MSB valid (propagation delay) 21 ns

(5)

25 ns

(6)

DIST

New DIN valid to falling edge of SCLK (setup time) 6 ns

DIHD

(3)

Old DIN valid to falling edge of SCLK (hold time) 6 ns

(1) Depends on MODE[1:0] and CLKDIV selection. See Table 8 (f

CLK

DATA

(2) SCLK must be continuously running and limited to ratios of 1, 1/2, 1/4, and 1/8 of f

CLK

(3) t

DOHD

(DOUT hold time) and t

DIHD

(DIN hold time) are specified under opposite worst-case conditions (digital supply voltage and

ambient temperature). Under equal conditions, with DOUT connected directly to DIN, the timing margin is > 4ns.

(4) Load on DOUT = 20pF.

(5) DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 2V to 2.2V.

(6) DOUT1, TDM mode, IOVDD = 3.15V to 3.45V, and DVDD = 1.7V to 1.9V.

Product Folder Link(s): ADS1274 ADS1278

剩余50页未读，继续阅读

wanli1943

粉丝: 1
资源: 13

会员权益专享

"ADS1278高精度采集芯片技术规格与应用介绍"

ADS1278 verilog.zip_AD1278_ADS127 例程_ads127 Verilog_ads1278_zip

ADS1278中文.7z

ADS1274、ADS1278及其应用

ads2011的datasheet在哪里看

ads1278 spi fpga verilog

ads1278 fft

stm32f4+ads1278

ADS1278 verilog

ADS1278IPAPT转换器的性能特点

void ADS8688_WriteProgramRegister(uint16_t Addr, uint16_t data) { ADS_CS1_L(); ADS8688_SPI_WB(Addr<<1| 0X01); ADS8688_SPI_WB(data); ADS_CS1_H(); ADS_CS2_L(); ADS8688_SPI_WB(Addr<<1| 0X01); ADS8688_SPI_WB(data); ADS_CS2_H(); }

ADS1115_InitStruct->ADS1115_Vol[ADS1115_InitStruct->CHANNEL] = ADS1115_InitStruct->ADS1115_RawData[ADS1115_InitStruct->CHANNEL]* 0.0078125;把其中数据转换位uint_16类型

void ADS1115_ReadRawData(ADS1115_InitTypeDefine *ADS1115_InitStruct)数据如何提取出来

uint8_t ADS8688_ReadProgramRegister(uint8_t Addr) //8--16 { uint8_t data = 0; ADS_CS1_L(); ADS8688_SPI_WB(Addr<<1); data = ADS8688_SPI_RB(); data = ADS8688_SPI_RB(); ADS_CS1_H(); return data; }

GD32E50x怎么使用ADS1256IDBR

void ADS8688_Write_Program_Register(uint8_t Addr,uint8_t data) { ADS_CS1_L();; ADS8688_SPI_WB(Addr<<1| 0X01); ADS8688_SPI_WB(data); ADS_CS1_H(); }

基于stm32f1平台的ads7952控制代码.rar

uint8_t ADS8688_ReadProgramRegister(uint8_t Addr) //8--16 { uint8_t data = 0; ADS_CS1_L(); ADS8688_SPI_WB(Addr<<1); data = ADS8688_SPI_RB(); data = ADS8688_SPI_RB(); ADS_CS1_H(); return data; }这一段的读取是否正确

如何将储存在ADS1115_RawData中的数据输出

会员权益专享

最新资源