TI OMAP-L138: 双核ARM+DSP处理器技术解析

需积分: 16 43 浏览量更新于2024-07-26 收藏 1.7MB PDF 举报

"TI公司的OMAP-L138是一款基于ARM+DSP架构的双核处理器，旨在提供高性能的嵌入式计算解决方案。该处理器由375/456-MHz的ARM926EJ-S RISC微处理器和375/456-MHz的C674x固定/浮点VLIW DSP组成，具有强大的处理能力。" OMAP-L138C6-Integra处理器是德州仪器（TI）推出的一款集成型DSP+ARM处理器，它结合了高效的RISC CPU和高性能的数字信号处理单元，适用于需要复杂计算和实时处理的应用。这个双核SoC（系统级芯片）设计，使得OMAP-L138在处理多任务和高负载应用时表现卓越。该处理器的核心特性包括： 1. 375/456-MHz ARM926EJ-S RISC微处理器：这是一个高性能的32位CPU，适合执行操作系统、应用程序和其他通用任务。 2. C674x DSP：这是一个375/456-MHz的VLIW（Very Long Instruction Word）单元，专门设计用于进行高速数字信号处理，如音频、视频编码和解码、图像处理等。 3. L1和L2缓存架构：32K-Byte的L1P程序RAM/缓存和32K-Byte的L1D数据RAM/缓存，以及256K-Byte的L2统一映射RAM/缓存，提高了数据访问速度和能效。 4. 基本安全启动支持：确保代码的安全性和完整性。 5. 高级直接内存访问（EDMA3）控制器：用于高效的数据传输和管理，支持DDR2/Mobile DDR内存控制器，以及多种接口，如SATA、MMC/SD卡、LCD控制器、VPIF和以太网MAC等。此外，OMAP-L138还提供了多种硬件加速器和接口，如： - SATA控制器：支持高速存储设备连接。 - 两个MMC/SD卡接口：方便扩展存储容量。 - 10/100Mb/s以太网MAC：实现网络连接。 - LCD控制器：用于图形显示。 - 视频端口接口（VPIF）：处理视频输入/输出。 - 多个DMA通道：包括64个独立的DMA通道和16个快速DMA通道，用于高效的数据传输。 OMAP-L138处理器是一个功能强大的平台，适用于需要强大处理能力和实时性能的应用，如工业自动化、医疗设备、通信基础设施和消费电子产品等。其灵活性和可扩展性使其能够适应各种各样的嵌入式设计需求。

OMAP-L138

SPRS586D–JUNE 2009– REVISED OCTOBER 2011

www.ti.com

2.4.2 DSP Memory Mapping

The DSP memory map is shown in Section 2.5.

By default the DSP also has access to most on and off chip memory areas, with the exception of the ARM

RAM, ROM, and AINTC interrupt controller.

Additionally, the DSP megamodule includes the capability to limit access to its internal memories through

its SDMA port; without needing an external MPU unit.

2.4.2.1 ARM Internal Memories

The DSP does not have access to the ARM internal memory.

2.4.2.2 External Memories

The DSP has access to the following External memories:

• Asynchronous EMIF / SDRAM / NAND / NOR Flash (EMIFA)

• SDRAM (DDR2)

2.4.2.3 DSP Internal Memories

The DSP has access to the following DSP memories:

• L2 RAM

• L1P RAM

• L1D RAM

2.4.2.4 C674x CPU

The C674x core uses a two-level cache-based architecture. The Level 1 Program cache (L1P) is 32 KB

direct mapped cache and the Level 1 Data cache (L1D) is 32 KB 2-way set associated cache. The Level 2

memory/cache (L2) consists of a 256 KB memory space that is shared between program and data space.

L2 memory can be configured as mapped memory, cache, or a combination of both.

Table 2-2 shows a memory map of the C674x CPU cache registers for the device.

Table 2-2. C674x Cache Registers

Byte Address Register Name Register Description

0x0184 0000 L2CFG L2 Cache configuration register

0x0184 0020 L1PCFG L1P Size Cache configuration register

0x0184 0024 L1PCC L1P Freeze Mode Cache configuration register

0x0184 0040 L1DCFG L1D Size Cache configuration register

0x0184 0044 L1DCC L1D Freeze Mode Cache configuration register

0x0184 0048 - 0x0184 0FFC - Reserved

0x0184 1000 EDMAWEIGHT L2 EDMA access control register

0x0184 1004 - 0x0184 1FFC - Reserved

0x0184 2000 L2ALLOC0 L2 allocation register 0

0x0184 2004 L2ALLOC1 L2 allocation register 1

0x0184 2008 L2ALLOC2 L2 allocation register 2

0x0184 200C L2ALLOC3 L2 allocation register 3

0x0184 2010 - 0x0184 3FFF - Reserved

0x0184 4000 L2WBAR L2 writeback base address register

0x0184 4004 L2WWC L2 writeback word count register

0x0184 4010 L2WIBAR L2 writeback invalidate base address register

0x0184 4014 L2WIWC L2 writeback invalidate word count register

0x0184 4018 L2IBAR L2 invalidate base address register

Submit Documentation Feedback

Product Folder Link(s): OMAP-L138

OMAP-L138

www.ti.com

SPRS586D–JUNE 2009– REVISED OCTOBER 2011

Table 2-2. C674x Cache Registers (continued)

Byte Address Register Name Register Description

0x0184 401C L2IWC L2 invalidate word count register

0x0184 4020 L1PIBAR L1P invalidate base address register

0x0184 4024 L1PIWC L1P invalidate word count register

0x0184 4030 L1DWIBAR L1D writeback invalidate base address register

0x0184 4034 L1DWIWC L1D writeback invalidate word count register

0x0184 4038 - Reserved

0x0184 4040 L1DWBAR L1D Block Writeback

0x0184 4044 L1DWWC L1D Block Writeback

0x0184 4048 L1DIBAR L1D invalidate base address register

0x0184 404C L1DIWC L1D invalidate word count register

0x0184 4050 - 0x0184 4FFF - Reserved

0x0184 5000 L2WB L2 writeback all register

0x0184 5004 L2WBINV L2 writeback invalidate all register

0x0184 5008 L2INV L2 Global Invalidate without writeback

0x0184 500C - 0x0184 5027 - Reserved

0x0184 5028 L1PINV L1P Global Invalidate

0x0184 502C - 0x0184 5039 - Reserved

0x0184 5040 L1DWB L1D Global Writeback

0x0184 5044 L1DWBINV L1D Global Writeback with Invalidate

0x0184 5048 L1DINV L1D Global Invalidate without writeback

0x0184 8000 – 0x0184 80FF MAR0 - MAR63 Reserved 0x0000 0000 – 0x3FFF FFFF

Memory Attribute Registers for EMIFA SDRAM Data (CS0)

0x0184 8100 – 0x0184 817F MAR64 – MAR95

External memory addresses 0x4000 0000 – 0x5FFF FFFF

Memory Attribute Registers for EMIFA Async Data (CS2)

0x0184 8180 – 0x0184 8187 MAR96 - MAR97

External memory addresses 0x6000 0000 – 0x61FF FFFF

Memory Attribute Registers for EMIFA Async Data (CS3)

0x0184 8188 – 0x0184 818F MAR98 – MAR99

External memory addresses 0x6200 0000 – 0x63FF FFFF

Memory Attribute Registers for EMIFA Async Data (CS4)

0x0184 8190 – 0x0184 8197 MAR100 – MAR101

External memory addresses 0x6400 0000 – 0x65FF FFFF

Memory Attribute Registers for EMIFA Async Data (CS5)

0x0184 8198 – 0x0184 819F MAR102 – MAR103

External memory addresses 0x6600 0000 – 0x67FF FFFF

0x0184 81A0 – 0x0184 81FF MAR104 – MAR127 Reserved 0x6800 0000 – 0x7FFF FFFF

Memory Attribute Register for Shared RAM

External memory addresses 0x8000 0000 – 0x8001 FFFF

0x0184 8200 MAR128

Reserved 0x8002 0000 – 0x81FF FFFF

0x0184 8204 – 0x0184 82FF MAR129 – MAR191 Reserved 0x8200 0000 – 0xBFFF FFFF

Memory Attribute Registers for DDR2 Data (CS2)

0x0184 8300 – 0x0184 837F MAR192 – MAR223

External memory addresses 0xC000 0000 – 0xDFFF FFFF

0x0184 8380 – 0x0184 83FF MAR224 – MAR255 Reserved 0xE000 0000 – 0xFFFF FFFF

Table 2-3. C674x L1/L2 Memory Protection Registers

HEX ADDRESS RANGE REGISTER ACRONYM DESCRIPTION

0x0184 A000 L2MPFAR L2 memory protection fault address register

0x0184 A004 L2MPFSR L2 memory protection fault status register

0x0184 A008 L2MPFCR L2 memory protection fault command register

0x0184 A00C - 0x0184 A0FF - Reserved

0x0184 A100 L2MPLK0 L2 memory protection lock key bits [31:0]

0x0184 A104 L2MPLK1 L2 memory protection lock key bits [63:32]

0x0184 A108 L2MPLK2 L2 memory protection lock key bits [95:64]

Submit Documentation Feedback

Product Folder Link(s): OMAP-L138

OMAP-L138

SPRS586D–JUNE 2009– REVISED OCTOBER 2011

www.ti.com

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

HEX ADDRESS RANGE REGISTER ACRONYM DESCRIPTION

0x0184 A10C L2MPLK3 L2 memory protection lock key bits [127:96]

0x0184 A110 L2MPLKCMD L2 memory protection lock key command register

0x0184 A114 L2MPLKSTAT L2 memory protection lock key status register

0x0184 A118 - 0x0184 A1FF - Reserved

L2 memory protection page attribute register 0 (controls memory address

0x0184 A200 L2MPPA0

0x0080 0000 - 0x0080 1FFF)

L2 memory protection page attribute register 1 (controls memory address

0x0184 A204 L2MPPA1

0x0080 2000 - 0x0080 3FFF)

L2 memory protection page attribute register 2 (controls memory address

0x0184 A208 L2MPPA2

0x0080 4000 - 0x0080 5FFF)

L2 memory protection page attribute register 3 (controls memory address

0x0184 A20C L2MPPA3

0x0080 6000 - 0x0080 7FFF)

L2 memory protection page attribute register 4 (controls memory address

0x0184 A210 L2MPPA4

0x0080 8000 - 0x0080 9FFF)

L2 memory protection page attribute register 5 (controls memory address

0x0184 A214 L2MPPA5

0x0080 A000 - 0x0080 BFFF)

L2 memory protection page attribute register 6 (controls memory address

0x0184 A218 L2MPPA6

0x0080 C000 - 0x0080 DFFF)

L2 memory protection page attribute register 7 (controls memory address

0x0184 A21C L2MPPA7

0x0080 E000 - 0x0080 FFFF)

L2 memory protection page attribute register 8 (controls memory address

0x0184 A220 L2MPPA8

0x0081 0000 - 0x0081 1FFF)

L2 memory protection page attribute register 9 (controls memory address

0x0184 A224 L2MPPA9

0x0081 2000 - 0x0081 3FFF)

L2 memory protection page attribute register 10 (controls memory address

0x0184 A228 L2MPPA10

0x0081 4000 - 0x0081 5FFF)

L2 memory protection page attribute register 11 (controls memory address

0x0184 A22C L2MPPA11

0x0081 6000 - 0x0081 7FFF)

L2 memory protection page attribute register 12 (controls memory address

0x0184 A230 L2MPPA12

0x0081 8000 - 0x0081 9FFF)

L2 memory protection page attribute register 13 (controls memory address

0x0184 A234 L2MPPA13

0x0081 A000 - 0x0081 BFFF)

L2 memory protection page attribute register 14 (controls memory address

0x0184 A238 L2MPPA14

0x0081 C000 - 0x0081 DFFF)

L2 memory protection page attribute register 15 (controls memory address

0x0184 A23C L2MPPA15

0x0081 E000 - 0x0081 FFFF)

L2 memory protection page attribute register 16 (controls memory address

0x0184 A240 L2MPPA16

0x0082 0000 - 0x0082 1FFF)

L2 memory protection page attribute register 17 (controls memory address

0x0184 A244 L2MPPA17

0x0082 2000 - 0x0082 3FFF)

L2 memory protection page attribute register 18 (controls memory address

0x0184 A248 L2MPPA18

0x0082 4000 - 0x0082 5FFF)

L2 memory protection page attribute register 19 (controls memory address

0x0184 A24C L2MPPA19

0x0082 6000 - 0x0082 7FFF)

L2 memory protection page attribute register 20 (controls memory address

0x0184 A250 L2MPPA20

0x0082 8000 - 0x0082 9FFF)

L2 memory protection page attribute register 21 (controls memory address

0x0184 A254 L2MPPA21

0x0082 A000 - 0x0082 BFFF)

L2 memory protection page attribute register 22 (controls memory address

0x0184 A258 L2MPPA22

0x0082 C000 - 0x0082 DFFF)

L2 memory protection page attribute register 23 (controls memory address

0x0184 A25C L2MPPA23

0x0082 E000 - 0x0082 FFFF)

L2 memory protection page attribute register 24 (controls memory address

0x0184 A260 L2MPPA24

0x0083 0000 - 0x0083 1FFF)

Submit Documentation Feedback

Product Folder Link(s): OMAP-L138

OMAP-L138

www.ti.com

SPRS586D–JUNE 2009– REVISED OCTOBER 2011

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

HEX ADDRESS RANGE REGISTER ACRONYM DESCRIPTION

L2 memory protection page attribute register 25 (controls memory address

0x0184 A264 L2MPPA25

0x0083 2000 - 0x0083 3FFF)

L2 memory protection page attribute register 26 (controls memory address

0x0184 A268 L2MPPA26

0x0083 4000 - 0x0083 5FFF)

L2 memory protection page attribute register 27 (controls memory address

0x0184 A26C L2MPPA27

0x0083 6000 - 0x0083 7FFF)

L2 memory protection page attribute register 28 (controls memory address

0x0184 A270 L2MPPA28

0x0083 8000 - 0x0083 9FFF)

L2 memory protection page attribute register 29 (controls memory address

0x0184 A274 L2MPPA29

0x0083 A000 - 0x0083 BFFF)

L2 memory protection page attribute register 30 (controls memory address

0x0184 A278 L2MPPA30

0x0083 C000 - 0x0083 DFFF)

L2 memory protection page attribute register 31 (controls memory address

0x0184 A27C L2MPPA31

0x0083 E000 - 0x0083 FFFF)

L2 memory protection page attribute register 32 (controls memory address

0x0184 A280 L2MPPA32

0x0070 0000 - 0x0070 7FFF)

L2 memory protection page attribute register 33 (controls memory address

0x0184 A284 L2MPPA33

0x0070 8000 - 0x0070 FFFF)

L2 memory protection page attribute register 34 (controls memory address

0x0184 A288 L2MPPA34

0x0071 0000 - 0x0071 7FFF)

L2 memory protection page attribute register 35 (controls memory address

0x0184 A28C L2MPPA35

0x0071 8000 - 0x0071 FFFF)

L2 memory protection page attribute register 36 (controls memory address

0x0184 A290 L2MPPA36

0x0072 0000 - 0x0072 7FFF)

L2 memory protection page attribute register 37 (controls memory address

0x0184 A294 L2MPPA37

0x0072 8000 - 0x0072 FFFF)

L2 memory protection page attribute register 38 (controls memory address

0x0184 A298 L2MPPA38

0x0073 0000 - 0x0073 7FFF)

L2 memory protection page attribute register 39 (controls memory address

0x0184 A29C L2MPPA39

0x0073 8000 - 0x0073 FFFF)

L2 memory protection page attribute register 40 (controls memory address

0x0184 A2A0 L2MPPA40

0x0074 0000 - 0x0074 7FFF)

L2 memory protection page attribute register 41 (controls memory address

0x0184 A2A4 L2MPPA41

0x0074 8000 - 0x0074 FFFF)

L2 memory protection page attribute register 42 (controls memory address

0x0184 A2A8 L2MPPA42

0x0075 0000 - 0x0075 7FFF)

L2 memory protection page attribute register 43 (controls memory address

0x0184 A2AC L2MPPA43

0x0075 8000 - 0x0075 FFFF)

L2 memory protection page attribute register 44 (controls memory address

0x0184 A2B0 L2MPPA44

0x0076 0000 - 0x0076 7FFF)

L2 memory protection page attribute register 45 (controls memory address

0x0184 A2B4 L2MPPA45

0x0076 8000 - 0x0076 FFFF)

L2 memory protection page attribute register 46 (controls memory address

0x0184 A2B8 L2MPPA46

0x0077 0000 - 0x0077 7FFF)

L2 memory protection page attribute register 47 (controls memory address

0x0184 A2BC L2MPPA47

0x0077 8000 - 0x0077 FFFF)

L2 memory protection page attribute register 48 (controls memory address

0x0184 A2C0 L2MPPA48

0x0078 0000 - 0x0078 7FFF)

L2 memory protection page attribute register 49 (controls memory address

0x0184 A2C4 L2MPPA49

0x0078 8000 - 0x0078 FFFF)

L2 memory protection page attribute register 50 (controls memory address

0x0184 A2C8 L2MPPA50

0x0079 0000 - 0x0079 7FFF)

L2 memory protection page attribute register 51 (controls memory address

0x0184 A2CC L2MPPA51

0x0079 8000 - 0x0079 FFFF)

L2 memory protection page attribute register 52 (controls memory address

0x0184 A2D0 L2MPPA52

0x007A 0000 - 0x007A 7FFF)

Submit Documentation Feedback

Product Folder Link(s): OMAP-L138

OMAP-L138

SPRS586D–JUNE 2009– REVISED OCTOBER 2011

www.ti.com

Table 2-3. C674x L1/L2 Memory Protection Registers (continued)

HEX ADDRESS RANGE REGISTER ACRONYM DESCRIPTION

L2 memory protection page attribute register 53 (controls memory address

0x0184 A2D4 L2MPPA53

0x007A 8000 - 0x007A FFFF)

L2 memory protection page attribute register 54 (controls memory address

0x0184 A2D8 L2MPPA54

0x007B 0000 - 0x007B 7FFF)

L2 memory protection page attribute register 55 (controls memory address

0x0184 A2DC L2MPPA55

0x007B 8000 - 0x007B FFFF)

L2 memory protection page attribute register 56 (controls memory address

0x0184 A2E0 L2MPPA56

0x007C 0000 - 0x007C 7FFF)

L2 memory protection page attribute register 57 (controls memory address

0x0184 A2E4 L2MPPA57

0x007C 8000 - 0x007C FFFF)

L2 memory protection page attribute register 58 (controls memory address

0x0184 A2E8 L2MPPA58

0x007D 0000 - 0x007D 7FFF)

L2 memory protection page attribute register 59 (controls memory address

0x0184 A2EC L2MPPA59

0x007D 8000 - 0x007D FFFF)

L2 memory protection page attribute register 60 (controls memory address

0x0184 A2F0 L2MPPA60

0x007E 0000 - 0x007E 7FFF)

L2 memory protection page attribute register 61 (controls memory address

0x0184 A2F4 L2MPPA61

0x007E 8000 - 0x007E FFFF)

L2 memory protection page attribute register 62 (controls memory address

0x0184 A2F8 L2MPPA62

0x007F 0000 - 0x007F 7FFF)

L2 memory protection page attribute register 63 (controls memory address

0x0184 A2FC L2MPPA63

0x007F 8000 - 0x007F FFFF)

0x0184 A300 - 0x0184 A3FF - Reserved

0x0184 A400 L1PMPFAR L1P memory protection fault address register

0x0184 A404 L1PMPFSR L1P memory protection fault status register

0x0184 A408 L1PMPFCR L1P memory protection fault command register

0x0184 A40C - 0x0184 A4FF - Reserved

0x0184 A500 L1PMPLK0 L1P memory protection lock key bits [31:0]

0x0184 A504 L1PMPLK1 L1P memory protection lock key bits [63:32]

0x0184 A508 L1PMPLK2 L1P memory protection lock key bits [95:64]

0x0184 A50C L1PMPLK3 L1P memory protection lock key bits [127:96]

0x0184 A510 L1PMPLKCMD L1P memory protection lock key command register

0x0184 A514 L1PMPLKSTAT L1P memory protection lock key status register

0x0184 A518 - 0x0184 A5FF - Reserved

0x0184 A600 - 0x0184 A63F - Reserved

(1)

L1P memory protection page attribute register 16 (controls memory address

0x0184 A640 L1PMPPA16

0x00E0 0000 - 0x00E0 07FF)

L1P memory protection page attribute register 17 (controls memory address

0x0184 A644 L1PMPPA17

0x00E0 0800 - 0x00E0 0FFF)

L1P memory protection page attribute register 18 (controls memory address

0x0184 A648 L1PMPPA18

0x00E0 1000 - 0x00E0 17FF)

L1P memory protection page attribute register 19 (controls memory address

0x0184 A64C L1PMPPA19

0x00E0 1800 - 0x00E0 1FFF)

L1P memory protection page attribute register 20 (controls memory address

0x0184 A650 L1PMPPA20

0x00E0 2000 - 0x00E0 27FF)

L1P memory protection page attribute register 21 (controls memory address

0x0184 A654 L1PMPPA21

0x00E0 2800 - 0x00E0 2FFF)

L1P memory protection page attribute register 22 (controls memory address

0x0184 A658 L1PMPPA22

0x00E0 3000 - 0x00E0 37FF)

L1P memory protection page attribute register 23 (controls memory address

0x0184 A65C L1PMPPA23

0x00E0 3800 - 0x00E0 3FFF)

(1) These addresses correspond to the L1P memory protection page attribute registers 0-15 (L1PMPPA0-L1PMPPA15) of the C674x

megamaodule. These registers are not supported for this device.

Submit Documentation Feedback

Product Folder Link(s): OMAP-L138

剩余283页未读，继续阅读

chen2qiao

粉丝: 7
资源: 18

TI OMAP-L138: 双核ARM+DSP处理器技术解析

OMAP-L138C6000DSPARM处理器的详细中文数据手册.pdf

OMAP-L138原理图PCB-Cadence格式

OMAP-L138处理器的SD卡FAT文件系统读写

基于OMAP-L138处理器的AD模块设计.pdf

基于OMAP-L138处理器的OLED驱动开发及实现.pdf

OMAP-L138处理器的SD卡FAT文件系统读写.pdf

OMAP-L138处理器技术手册指南

OMAP-L138处理器与RMII接口技术细节

OMAP-L138处理器的UART通信与配置详解

OMAP-L138处理器中的ARM926EJ-S RISC子系统详解

最新资源