6
TCA9546A
ZHCSDC5B –APRIL 2014–REVISED NOVEMBER 2019
www.ti.com.cn
Copyright © 2014–2019, Texas Instruments Incorporated
Electrical Characteristics
(1)
(continued)
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP
(2)
MAX UNIT
R
ON
Switch on-state resistance
V
O
= 0.4 V I
O
= 15 mA
4.5 V to 5.5 V 4 10 16
Ω
3 V to 3.6 V 5 13 20
V
O
= 0.4 V I
O
= 10 mA
2.3 V to 2.7 V 7 16 45
1.65 V to 1.95 V 10 25 70
(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH
min of the SCL signal), in order to
bridge the undefined region of the falling edge of SCL.
(2) C
b
= total bus capacitance of one bus line in pF
(3) Data taken using a 1-kΩ pullup resistor and 50-pF load (see Figure 5)
6.6 I
2
C Interface Timing Requirements
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5)
STANDARD MODE
I
2
C BUS
FAST MODE
I
2
C BUS
UNIT
MIN MAX MIN MAX
f
scl
I
2
C clock frequency 0 100 0 400 kHz
t
sch
I
2
C clock high time 4 0.6 μs
t
scl
I
2
C clock low time 4.7 1.3 μs
t
sp
I
2
C spike time 50 50 ns
t
sds
I
2
C serial-data setup time 250 100 ns
t
sdh
I
2
C serial-data hold time 0
(1)
0
(1)
μs
t
icr
I
2
C input rise time 1000 20 + 0.1C
b
(2)
300 ns
t
icf
I
2
C input fall time 300 20 + 0.1C
b
(2)
300 ns
t
ocf
I
2
C output fall time 10-pF to 400-pF bus 300 20 + 0.1C
b
(2)
300 ns
t
buf
I
2
C bus free time between stop and start 4.7 1.3 μs
t
sts
I
2
C start or repeated start condition setup 4.7 0.6 μs
t
sth
I
2
C start or repeated start condition hold 4 0.6 μs
t
sps
I
2
C stop condition setup 4 0.6 μs
t
vdL(Data)
Valid-data time (high to low)
(3)
SCL low to SDA output low valid 1 1 μs
t
vdH(Data)
Valid-data time (low to high)
(3)
SCL low to SDA output high valid 0.6 0.6 μs
t
vd(ack)
Valid-data time of ACK condition
ACK signal from SCL low
to SDA output low
1 1 μs
C
b
I
2
C bus capacitive load 400 400 pF
(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load
capacitance, when driven by an ideal voltage source (zero output impedance).
6.7 Switching Characteristics
over recommended operating free-air temperature range, C
L
≤ 100 pF (unless otherwise noted) (see Figure 5)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN MAX UNIT
t
pd
(1)
Propagation delay time
R
ON
= 20 Ω, C
L
= 15 pF
SDA or SCL SDn or SCn
0.3
ns
R
ON
= 20 Ω, C
L
= 50 pF 1
剩余31页未读，继续阅读
不觉明了
- 粉丝: 3422
- 资源: 5648
我的内容管理
展开
最新资源
- 多模态联合稀疏表示在视频目标跟踪中的应用
- Kubernetes资源管控与Gardener开源软件实践解析
- MPI集群监控与负载平衡策略
- 自动化PHP安全漏洞检测：静态代码分析与数据流方法
- 青苔数据CEO程永：技术生态与阿里云开放创新
- 制造业转型： HyperX引领企业上云策略
- 赵维五分享：航空工业电子采购上云实战与运维策略
- 单片机控制的LED点阵显示屏设计及其实现
- 驻云科技李俊涛：AI驱动的云上服务新趋势与挑战
- 6LoWPAN物联网边界路由器：设计与实现
- 猩便利工程师仲小玉：Terraform云资源管理最佳实践与团队协作
- 类差分度改进的互信息特征选择提升文本分类性能
- VERITAS与阿里云合作的混合云转型与数据保护方案
- 云制造中的生产线仿真模型设计与虚拟化研究
- 汪洋在PostgresChina2018分享：高可用 PostgreSQL 工具与架构设计
- 2018 PostgresChina大会：阿里云时空引擎Ganos在PostgreSQL中的创新应用与多模型存储
资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！
点击此处反馈
