没有合适的资源?快使用搜索试试~ 我知道了~
首页博通BCM4335:集成5G WiFi、蓝牙及FM的单片无线解决方案
博通BCM4335数据手册是一份详细的技术文档,专为高集成度的移动或手持无线系统设计,集成了先进的无线通信技术。该芯片是单片解决方案,由著名的Broadcom公司开发,主要关注于5G WiFi IEEE 802.11ac标准,支持多速率传输,包括MCS0至MCS9(最高可至256-QAM调制方式),在20MHz、40MHz和80MHz频段下提供高达433.3 Mbps的数据速率。此外,它还兼容IEEE 802.11a/b/g/na的所有标准,确保了广泛的无线连接能力。 BCM4335芯片集成了一体化的蓝牙4.0+HS(High-Speed)功能,提供了低功耗蓝牙通信选项,适合于那些对蓝牙性能有高要求的应用。同时,它还包含了2.4GHz和5GHz的射频发射器和接收器,支持内置的功率放大器(PA)和低噪声放大器(LNA),以及外部天线选择和多样性,以优化无线信号的传输和接收质量。 对于无线网络接口,数据手册提到了SDIO v3.0接口,支持4b/1r SPI模式,以及高速接口选项,这意味着它可以灵活地与不同的主机设备连接,提供高效的数据传输。这使得BCM4335成为一个理想的选择,适用于需要高带宽、低功耗和多协议兼容性的各种移动设备,如智能手机、平板电脑和无线路由器等。 总体来说,博通BCM4335数据手册涵盖了芯片的核心架构、无线通信标准支持、接口特性以及关键组件的功能和设计要点,对于开发人员理解和设计基于此芯片的无线产品具有极高的参考价值。了解并掌握这些信息,将有助于优化无线设备的性能和用户体验。
资源详情
资源推荐
![](https://csdnimg.cn/release/download_crawler_static/10662128/bg10.jpg)
CONFIDENTIAL FOR ALEN HUANG AT ALLTEK TECHNOLOGY CORPORATION
10/14/2013 MULD2
BROADCOM
August 2, 2013 • 4335-DS111-R Page 16
BCM4335 Preliminary Data Sheet
®
BROADCOM CONFIDENTIAL
Section 13:Pinout and Signal Descriptions..................................................................... 100
Ball Maps............................................................................................................................................ 100
Pin Lists .............................................................................................................................................. 103
Signal Descriptions.............................................................................................................................. 112
WLAN GPIO Signals and Strapping Options .........................................................................................122
Multiplexed Bluetooth GPIO Signals ..................................................................................................124
GPIO/SDIO Alternative Signal Functions ............................................................................................. 126
I/O States ........................................................................................................................................... 127
Section 14:DC Characteristics ........................................................................................ 131
Absolute Maximum Ratings ................................................................................................................131
Environmental Ratings........................................................................................................................ 132
Electrostatic Discharge Specifications ................................................................................................. 132
Recommended Operating Conditions and DC Characteristics .............................................................. 133
Section 15:Bluetooth RF Specifications.......................................................................... 135
Section 16:FM Receiver Specifications........................................................................... 142
Section 17:WLAN RF Specifications................................................................................ 147
Introduction ....................................................................................................................................... 147
2.4 GHz Band General RF Specifications ..............................................................................................148
WLAN 2.4 GHz Receiver Performance Specifications ........................................................................... 149
WLAN 2.4 GHz Transmitter Performance Specifications ...................................................................... 153
WLAN 5 GHz Receiver Performance Specifications .............................................................................. 155
WLAN 5 GHz Transmitter Performance Specifications ......................................................................... 159
General Spurious Emissions Specifications .......................................................................................... 160
Section 18:Internal Regulator Electrical Specifications................................................... 161
Core Buck Switching Regulator ........................................................................................................... 161
3.3V LDO (LDO3P3) ............................................................................................................................. 162
2.5V LDO (BTLDO2P5) ......................................................................................................................... 163
CLDO ..................................................................................................................................................164
LNLDO ................................................................................................................................................ 165
Section 19:System Power Consumption ........................................................................ 166
WLAN Current Consumption ............................................................................................................... 166
Bluetooth and FM Current Consumption ............................................................................................168
Section 20:Interface Timing and AC Characteristics ....................................................... 169
SDIO/gSPI Timing................................................................................................................................ 169
SDIO Default Mode Timing .................................................................................................................169
![](https://csdnimg.cn/release/download_crawler_static/10662128/bg11.jpg)
CONFIDENTIAL FOR ALEN HUANG AT ALLTEK TECHNOLOGY CORPORATION
10/14/2013 MULD2
BROADCOM
August 2, 2013 • 4335-DS111-R Page 17
BCM4335 Preliminary Data Sheet
®
BROADCOM CONFIDENTIAL
SDIO High-Speed Mode Timing...........................................................................................................171
SDIO Bus Timing Specifications in SDR Modes...................................................................................172
Clock Timing..................................................................................................................................172
Device Input Timing ......................................................................................................................173
Device Output Timing ...................................................................................................................174
SDIO Bus Timing Specifications in DDR50 Mode................................................................................176
Data Timing, DDR50 Mode ...........................................................................................................177
gSPI Signal Timing................................................................................................................................178
HSIC Interface Specifications............................................................................................................... 179
PCI Express Interface Parameters........................................................................................................180
JTAG Timing........................................................................................................................................ 182
Section 21:Power-Up Sequence and Timing................................................................... 183
Sequencing of Reset and Regulator Control Signals............................................................................. 183
Description of Control Signals.............................................................................................................183
Control Signal Timing Diagrams..........................................................................................................184
Section 22:Package Information .................................................................................... 186
Package Thermal Characteristics.........................................................................................................186
Junction Temperature Estimation and PSI
JT
Versus THETA
JC
............................................................... 186
Environmental Characteristics ............................................................................................................ 186
Section 23:Mechanical Information............................................................................... 187
Section 24:Ordering Information................................................................................... 192
![](https://csdnimg.cn/release/download_crawler_static/10662128/bg12.jpg)
CONFIDENTIAL FOR ALEN HUANG AT ALLTEK TECHNOLOGY CORPORATION
10/14/2013 MULD2
BROADCOM
August 2, 2013 • 4335-DS111-R Page 18
BCM4335 Preliminary Data Sheet
®
BROADCOM CONFIDENTIAL
List of Figures
Figure 1: Functional Block Diagram....................................................................................................................1
Figure 2: BCM4335 Block Diagram ...................................................................................................................25
Figure 3: Typical Power Topology.....................................................................................................................30
Figure 4: Recommended Oscillator Configuration ...........................................................................................34
Figure 5: Recommended Circuit to Use with an External Reference Clock......................................................35
Figure 6: Startup Signaling Sequence ...............................................................................................................46
Figure 7: CVSD Decoder Output Waveform Without PLC ................................................................................48
Figure 8: CVSD Decoder Output Waveform After Applying PLC ......................................................................48
Figure 9: Functional Multiplex Data Diagram...................................................................................................54
Figure 10: PCM Timing Diagram (Short Frame Sync, Master Mode)................................................................55
Figure 11: PCM Timing Diagram (Short Frame Sync, Slave Mode)...................................................................56
Figure 12: PCM Timing Diagram (Long Frame Sync, Master Mode).................................................................57
Figure 13: PCM Timing Diagram (Long Frame Sync, Slave Mode)....................................................................58
Figure 14: PCM Burst Mode Timing (Receive Only, Short Frame Sync) ...........................................................59
Figure 15: PCM Burst Mode Timing (Receive Only, Long Frame Sync) ............................................................60
Figure 16: USB Compounded Device Configuration.........................................................................................61
Figure 17: USB Full-Speed Timing.....................................................................................................................63
Figure 18: UART Timing ....................................................................................................................................65
Figure 19: I
2
S Transmitter Timing.....................................................................................................................68
Figure 20: I
2
S Receiver Timing..........................................................................................................................68
Figure 21: Example Blend/Switch Usage..........................................................................................................71
Figure 22: Example Blend/Switch Separation ..................................................................................................72
Figure 23: Example Soft Mute Characteristic ...................................................................................................73
Figure 24: Broadcom GCI or BT-SIG Mode LTE Coexistence Interface .............................................................76
Figure 25: Signal Connections to SDIO Host (SD 4-Bit Mode) ..........................................................................79
Figure 26: Signal Connections to SDIO Host (SD 1-Bit Mode) ..........................................................................79
Figure 27: Signal Connections to SDIO Host (gSPI Mode) ................................................................................80
Figure 28: gSPI Write Protocol .........................................................................................................................81
Figure 29: gSPI Read Protocol ..........................................................................................................................81
Figure 30: gSPI Command Structure.................................................................................................................82
Figure 31: gSPI Signal Timing Without Status (32-bit Big Endian) ....................................................................83
Figure 32: gSPI Signal Timing with Status (Response Delay = 0; 32-bit Big Endian) .........................................84
Figure 33: WLAN Boot-Up Sequence................................................................................................................87
Figure 34: HSIC Device Block Diagram..............................................................................................................88
Figure 35: PCI Express Layer Model .................................................................................................................89
![](https://csdnimg.cn/release/download_crawler_static/10662128/bg13.jpg)
CONFIDENTIAL FOR ALEN HUANG AT ALLTEK TECHNOLOGY CORPORATION
10/14/2013 MULD2
BROADCOM
August 2, 2013 • 4335-DS111-R Page 19
BCM4335 Preliminary Data Sheet
®
BROADCOM CONFIDENTIAL
Figure 36: WLAN MAC Architecture.................................................................................................................92
Figure 37: WLAN PHY Block Diagram ...............................................................................................................97
Figure 38: Radio Functional Block Diagram......................................................................................................99
Figure 39: 160-Ball FCFBGA (Top View)..........................................................................................................100
Figure 40: 145-Ball WLBGA (Top View) ..........................................................................................................101
Figure 41: 286-Bump WLCSP (Bottom View)..................................................................................................102
Figure 42: Port Locations for Bluetooth Testing.............................................................................................135
Figure 43: Port Locations Showing Optional ePA and eLNA (Applies to 2.4 GHz and 5 GHz).........................147
Figure 44: SDIO Bus Timing (Default Mode)...................................................................................................169
Figure 45: SDIO Bus Timing (High-Speed Mode) ............................................................................................171
Figure 46: SDIO Clock Timing (SDR Modes)....................................................................................................172
Figure 47: SDIO Bus Input Timing (SDR Modes) .............................................................................................173
Figure 48: SDIO Bus Output Timing (SDR Modes up to 100 MHz)..................................................................174
Figure 49: SDIO Bus Output Timing (SDR Modes 100 MHz to 208 MHz) .......................................................174
Figure 50: ΔtOP Consideration for Variable Data Window (SDR 104 Mode) .................................................175
Figure 51: SDIO Clock Timing (DDR50 Mode).................................................................................................176
Figure 52: SDIO Data Timing (DDR50 Mode)..................................................................................................177
Figure 53: gSPI Timing ....................................................................................................................................178
Figure 54: WLAN = ON, Bluetooth = ON.........................................................................................................184
Figure 55: WLAN = OFF, Bluetooth = OFF.......................................................................................................184
Figure 56: WLAN = ON, Bluetooth = OFF........................................................................................................185
Figure 57: WLAN = OFF, Bluetooth = ON........................................................................................................185
Figure 58: 160-Ball FCFBGA Package Mechanical Information ......................................................................187
Figure 59: 145-Ball WLBGA Package Mechanical Information.......................................................................188
Figure 60: WLBGA Keep-out Areas for PCB Layout—Bottom View with Balls Facing Up ..............................189
Figure 61: 286-Bump WLCSP Package Mechanical Information ....................................................................190
Figure 62: WLCSP Keep-out Areas for PCB Layout—Bottom View with Bumps Facing Up............................191
![](https://csdnimg.cn/release/download_crawler_static/10662128/bg14.jpg)
CONFIDENTIAL FOR ALEN HUANG AT ALLTEK TECHNOLOGY CORPORATION
10/14/2013 MULD2
BROADCOM
August 2, 2013 • 4335-DS111-R Page 20
BCM4335 Preliminary Data Sheet
®
BROADCOM CONFIDENTIAL
List of Tables
Table 1: Power-Up/Power-Down/Reset Control Signals..................................................................................33
Table 2: Crystal Oscillator and External Clock—Requirements and Performance ..........................................35
Table 3: External 32.768 kHz Sleep Clock Specifications..................................................................................38
Table 4: Power Control Pin Description ...........................................................................................................45
Table 5: SPI to UART Signal Mapping ...............................................................................................................52
Table 6: PCM Interface Timing Specifications (Short Frame Sync, Master Mode)...........................................55
Table 7: PCM Interface Timing Specifications (Short Frame Sync, Slave Mode) ..............................................56
Table 8: PCM Interface Timing Specifications (Long Frame Sync, Master Mode)............................................57
Table 9: PCM Interface Timing Specifications (Long Frame Sync, Slave Mode) ...............................................58
Table 10: PCM Burst Mode (Receive Only, Short Frame Sync) ........................................................................59
Table 11: PCM Burst Mode (Receive Only, Long Frame Sync) .........................................................................60
Table 12: USB Full-Speed Timing Specifications...............................................................................................63
Table 13: Example of Common Baud Rates......................................................................................................64
Table 14: UART Timing Specifications ..............................................................................................................65
Table 15: Timing for I
2
S Transmitters and Receivers........................................................................................67
Table 16: SDIO Pin Description.........................................................................................................................79
Table 17: gSPI Status Field Details....................................................................................................................84
Table 18: gSPI Registers....................................................................................................................................85
Table 19: 286-Bump WLCSP Coordinates......................................................................................................103
Table 20: FCFBGA, WLBGA, and WLCSP Signal Descriptions..........................................................................112
Table 21: WLAN GPIO Functions and Strapping Options ...............................................................................122
Table 22: SDIO/gSPI I/O Voltage Selection (All Packages)..............................................................................122
Table 23: Host Interface Selection (FCBGA Package only) .............................................................................123
Table 24: Host Interface Selection (WLBGA and WLCSP Packages) ...............................................................123
Table 25: OTP/SPROM Select .........................................................................................................................123
Table 26: GPIO Multiplexing Matrix ...............................................................................................................124
Table 27: Multiplexed GPIO Signals................................................................................................................125
Table 28: GPIO/SDIO Alternative Signal Functions .......................................................................................126
Table 29: I/O States ........................................................................................................................................127
Table 30: Absolute Maximum Ratings............................................................................................................131
Table 31: Environmental Ratings....................................................................................................................132
Table 32: ESD Specifications...........................................................................................................................132
Table 33: Recommended Operating Conditions and DC Characteristics .......................................................133
Table 34: Bluetooth Receiver RF Specifications .............................................................................................136
Table 35: Bluetooth Transmitter RF Specifications ........................................................................................139
剩余192页未读,继续阅读
![rar](https://img-home.csdnimg.cn/images/20210720083606.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://csdnimg.cn/download_wenku/file_type_ask_c1.png)
![](https://profile-avatar.csdnimg.cn/default.jpg!1)
xiaodanni12
- 粉丝: 5
- 资源: 5
上传资源 快速赚钱
我的内容管理 展开
我的资源 快来上传第一个资源
我的收益
登录查看自己的收益我的积分 登录查看自己的积分
我的C币 登录后查看C币余额
我的收藏
我的下载
下载帮助
![](https://csdnimg.cn/release/wenkucmsfe/public/img/voice.245cc511.png)
最新资源
- AirKiss技术详解:无线传递信息与智能家居连接
- Hibernate主键生成策略详解
- 操作系统实验:位示图法管理磁盘空闲空间
- JSON详解:数据交换的主流格式
- Win7安装Ubuntu双系统详细指南
- FPGA内部结构与工作原理探索
- 信用评分模型解析:WOE、IV与ROC
- 使用LVS+Keepalived构建高可用负载均衡集群
- 微信小程序驱动餐饮与服装业创新转型:便捷管理与低成本优势
- 机器学习入门指南:从基础到进阶
- 解决Win7 IIS配置错误500.22与0x80070032
- SQL-DFS:优化HDFS小文件存储的解决方案
- Hadoop、Hbase、Spark环境部署与主机配置详解
- Kisso:加密会话Cookie实现的单点登录SSO
- OpenCV读取与拼接多幅图像教程
- QT实战:轻松生成与解析JSON数据
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
![](https://img-home.csdnimg.cn/images/20220527035711.png)
![](https://img-home.csdnimg.cn/images/20220527035711.png)
![](https://img-home.csdnimg.cn/images/20220527035111.png)
安全验证
文档复制为VIP权益,开通VIP直接复制
![](https://csdnimg.cn/release/wenkucmsfe/public/img/green-success.6a4acb44.png)