![](https://csdnimg.cn/release/download_crawler_static/87230327/bg6.jpg)
6
TS5USBC41
ZHCSHY0B –MARCH 2018–REVISED JUNE 2018
www.ti.com.cn
Copyright © 2018, Texas Instruments Incorporated
Electrical Characteristics (continued)
T
A
= –40°C to +85°C (Industrial), T
A
= 0℃ to 70℃ (Standard),V
CC
= 2.3 V to 5.5 V, GND = 0 V, Typical values are at V
CC
=
3.3 V, T
A
= 25°C, (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
I
OFF-24V
D1/D2 +/- pin OFF leakage current during
OVP scenario on D+/-.
OE = H
V
D±
= 24-V
V
CC
= 2.3 V to 5.5 V
V
D1±
or V
D2±
= 0 V
Refer to Off Leakage Figure
-0.5 0.5 µA
I
OFF-24V-DPN
D+/- pin OFF leakage current during OVP
scenario.
OE = H
V
D±
= 0 V or 24-V
V
CC
= 2.3 V to 5.5 V
V
D1±
or V
D2±
= 0 V
Refer to Off Leakage Figure
220 250 270 µA
I
ON
ON leakage current.
V
D±
= 0 V or 3.6 V
V
D1±
and V
D2+/-
= high-Z
Refer to On Leakage Figure
-5.5 0.25 7.5 µA
Digital Characteristics
V
IH
Input logic high SEL1, SEL2, OE 1.4 V
V
IL
Input logic low SEL1, SEL2, OE 0.5 V
V
OL
Output logic low
FLT
I
OL
= 3 mA
0.4 V
I
IH
Input high leakage current SEL1, SEL2, OE = 1.8 V, V
CC
-1 1 5 μA
I
IL
Input low leakage current SEL1, SEL2, OE = 0 V -1 ±0.2 5 μA
R
PD
Internal pull-down resistor on digital input
pins
6 MΩ
C
I
Digital input capacitance
SEL1, SEL2 = 0 V, 1.8 V or
VCC
f = 1 MHz
4 pF
Protection
V
OVP_TH
OVP positive threshold 4.4 4.8 5.2 V
V
OVP_HYST
OVP threshold hysteresis 125 250 440 mV
V
CLAMP_V
Maximum voltage to appear on D1± and
D2± pins during OVP scenario
(TS5USBC412, TS5USBC412I)
V
D±
= 0 to 24 V
t
RISE
and t
FALL
(10% to 90 %) =
100 ns
R
L
= Open
Switch on or off
OE = 0 V
11.2 V
V
CLAMP_V
Maximum voltage to appear on D1± and
D2± pins during OVP scenario
(TS5USBC412, TS5USBC412I)
V
D±
= 0 to 24 V
t
RISE
and t
FALL
(10% to 90 %) =
100 ns
R
L
= 50Ω
Switch on or off
OE = 0 V
10.8 V
V
CLAMP_V
Maximum voltage to appear on D1± and
D2± pins during OVP scenario
(TS5USBC410, TS5USBC410I)
V
D±
= 0 to 20 V
t
RISE
and t
FALL
(10% to 90 %) =
100 ns
R
L
= Open
Switch on or off
OE = 0 V
10.8 V
V
CLAMP_V
Maximum voltage to appear on D1± and
D2± pins during OVP scenario
(TS5USBC410, TS5USBC410I)
V
D±
= 0 to 20 V
t
RISE
and t
FALL
(10% to 90 %) =
100 ns
R
L
= 50Ω
Switch on or off
OE = 0 V
9.8 V