SB35000芯片技术手册：SandBlaster基带处理器详解

需积分: 9 126 浏览量更新于2024-07-18 收藏 6.78MB PDF 举报

"SB35000芯片数据手册包含了该芯片的详细技术规格，由Optimum Semiconductor Technologies公司发布。此手册涵盖了开发信息、封装描述以及寄存器描述，旨在为工程师提供全面的参考指南。SB35000，也称为SandBlaster® Baseband Processor SB3500，是一款高性能的基带处理芯片，适用于通信系统中的信号处理。文档版本号为SB3500-PFI-V1.5，于2014年10月21日发布。" 文档内容详述了SB35000芯片的主要特性和接口，包括但不限于以下几点： 1. **产品特性与接口**：SB35000芯片设计了一系列先进的特性，可能包括高速数据处理能力、低功耗管理、灵活的接口选项等，以满足现代通信系统的需求。其接口可能支持多种通信协议，如串行总线、并行总线、I2C等，以便与其他硬件组件进行高效交互。 2. **电源管理**：在4.1.4章节中详细描述了设备电源管理，特别是实时时钟（RTC）功能。这表明SB35000芯片具备智能电源管理机制，能够有效地控制功耗，可能包括在待机模式下的节能策略。 3. **I2C示例**：手册的附录部分提供了I2C通信协议的实例，帮助开发者理解和实现与SB35000芯片的I2C接口通信，这对于配置和控制芯片功能至关重要。 4. **修订历史**：文档经过多次更新，反映了产品开发过程中的改进和修正。例如，从1.0.1到1.4.1的版本中，修复了APB General Purpose Counter的Mask位定义错误，更新了I2C示例，增强了RTC描述的准确性，并优化了文档的头部和尾部设计。 5. **APB General Purpose Counter**：4.3章节详细介绍了Advanced Peripheral Bus (APB)上的通用计数器功能，这可能是一个可编程的计数器，用于系统性能监控或定时任务。 6. **封装描述**：这部分内容通常会提供芯片的物理尺寸、引脚布局和电气特性，有助于工程师在电路板设计时正确地放置和连接芯片。 7. **寄存器描述**：对于任何微处理器或微控制器来说，寄存器是核心操作的关键。SB35000的数据手册会列出所有内部寄存器，包括它们的功能、地址和操作方法，以帮助程序员编写固件或驱动程序。 SB35000芯片数据手册是一个全面的技术参考资料，它为开发者提供了深入理解该芯片性能、特性以及如何与其交互的所有必要信息。通过这份手册，工程师可以有效地集成SB35000到他们的系统设计中，实现高效、可靠的通信解决方案。

Wuxi DSP

Optimum Semiconductor Technologies

SB3500

SandBlaster®

Baseband Processor

Start Addr. Stop Addr. Accessed block

0x88008000 0x88008FFF Camera Interface

0x88009000 0x80009FFF Reserved

0x8800A000 0x8800BFFF Application Processor Interface

0x8800C000 0x8BFFFFFF Reserved

0x8C000000 0x8C000FFF DPMU

0x8C001000 0x8C001FFF GPIO 1

0x8C002000 0x8C002FFF GPIO 2

0x8C003000 0x8C003FFF GPIO 3

0x8C004000 0x8C004FFF GPIO 4

0x8C005000 0x8C005FFF GPIO 5

0x8C006000 0x8C006FFF GPIO 6

0x8C007000 0x8C007FFF GPIO 7

0x8C008000 0x8C008FFF GPIO 8

0x8C009000 0x8C009FFF Reserved

0x8C00A000 0x8C00AFFF APB Counter 1

0x8C00B000 0x8C00BFFF APB Counter 2

0x8C00C000 0x8C00CFFF Smart Card I/F

0x8C00D000 0x8C00DFFF Audio Codec

0x8C00E000 0x8C00EFFF UART1 / Irda

0x8C00F000 0x8C00FFFF UART2

0x8C010000 0x8C010FFF Keyboard & Mouse

0x8C011000 0x8C011FFF I2C

0x8C012000 0x8C012FFF I2S

0x8C013000 0x8C013FFF SPI

0x8C014000 0x8C01FFFF Reserved

0x8C020000 0x8C020FFF SMC Control Registers

0x8C021000 0x8C021FFF DMC Control Registers

0x8C022000 0x8C022FFF Reserved

0x8C023000 0x8C023FFF DigRF

0x8C024000 0x8FFFFFFF Reserved

0x90000000 0x9003FFFF SBX1 internal data Memory

0x90040000 0x9FBFFFF Reserved

0x9FC00000 0x9FC00FFF SBX1 PSDA

0x9FC01000 0x9FC01FFF SBX1 PSDB

0x9FC02000 0x9FC02FFF SBX1 External Interrupt Controller

0x9FC03000 0x9FC03FFF SBX1 Multi-Purpose Timers

Features & Interfaces V1.5

Wuxi DSP / Optimum Semiconductor Technologies Inc.

Propriety Information

Page 16 of 244

Wuxi DSP

Optimum Semiconductor Technologies

SB3500

SandBlaster®

Baseband Processor

Device Peripherals

1 SANDBLASTER® NODE INTERFACE CONTROL REGISTERS

This section describes the registers available to the user for control of the external

interfaces on the SandBlaster® SB3500 Device. It should be noted that the cores are

replicated within the design, and therefore, each core contains identical registers within

their respective local address range. Note that an offset has been provided to describe the

address location for each register. The programmer must add the specified offset to the

base address for the respective core (as described in Section 4). All registers are in a

global address map which can be accessed from any SandBlaster® core or the ARM

926EJ-S.

1.1 NODE PARALLEL STREAMING DATA INTERFACE

The Parallel Streaming Data (PSD) interfaces are used to control input/output data flow

between the SB3500 device and an external device (e.g., an A2D converter). Each

SandBlaster® core has two PSD channels: channel A and channel B. The functions

provided in each PSD channel are:

1. Digital 16-bit parallel input data port, data is captured on the rising and falling

edge of the clock PSD_CLK (typically used for multiplexed I/Q input data);

2. Digital (16-bit) parallel output data port, data is sent on the rising and falling edge

of the clock PSD_CLK (typically used for multiplexed I/Q output data);

There are four sets of bidirectional IO pads that are available for the PSD interfaces. The

first set (PSD1) and second set (PSD2) of IO pads are dedicated to channels A and B of

Node 1, respectively. The third set (PSD3) of IO pads is shared between channel A of

Nodes 2, 3 and other IOs. The fourth set (PSD4) of IO pads is shared between channel B

of Nodes 2, 3 and other IOs. The sharing of the IO pads is controlled using the

Sdc_PsdShare described in Section 3.7.

If the bidirectional IO pads are owned by the PSDs then the direction of the IO pads can

be controlled internally or externally. If the direction is set internally using the

NodeX_Upsd_Ctrl register described in this section, the PSD_DIR pin is an output

Features & Interfaces V1.5

Wuxi DSP / Optimum Semiconductor Technologies Inc.

Propriety Information

Page 18 of 244

Wuxi DSP

Optimum Semiconductor Technologies

SB3500

SandBlaster®

Baseband Processor

reflecting the direction of the IO pads. If the direction is set externally, the PSD_DIR pin

is an input. The value of the PSD_DIR pin sets the direction of the IO pads.

The DMA transmission and reception can be gated by using timers, the Node Multi-

Purpose Timer, covered in Section 1.7 or the Device Power Management Event Timers,

covered in Section 4.1.8. Please refer to this section for more information on how to use

them together.

1.1.1 DOWNLINK PARALLEL STREAMING DATA DMA CHANNEL

The Downlink Parallel Streaming Data (DPSD) DMA interface provides the mechanism

for capturing streaming data from an external parallel streaming data interface, e.g., an

A2D converter. Data received through the device’s parallel input port is expected in

multiplexed form: I data sampled on the falling edge of the external interface clock; Q

data sampled on the rising edge of the external interface clock. The interface de-

multiplexing and data transfer characteristics to the SandBlaster® core’s data memory (I

and Q buffers) are setup by programming of the control register. The DPSD direction

control is performed using the UPSD control register. Refer to bit 28 of the UPSD control

Example: If DPSD direction has to be controlled from within the SandBlaster® core and

set to input mode (RX of downlink data) then Bit 28 of UPSD control register has to be 0

and bits 31:30 have to be set to 00.

Three registers are used to control DPSD DMA transfers. The base address for these

registers is 0xNFC00000 (where N is 0x9 for SBX1, 0xA for SBX2 and 0xB for SBX3).

The following describes the registers:

NodeX_Dpsd_IAddr (PSDA Offset 0x8, PSDB Offset: 0x1008; Reset: 0x0):

Sets the I data starting address and shows the current I address being accessed.

Position Function

27:0 DPSD I data starting address when written.

DPSD I current address when read.

Features & Interfaces V1.5

Wuxi DSP / Optimum Semiconductor Technologies Inc.

Propriety Information

Page 19 of 244

Wuxi DSP

Optimum Semiconductor Technologies

SB3500

SandBlaster®

Baseband Processor

NodeX_Dpsd_QAddr (PSDA Offset 0x10, PSDB Offset: 0x1010; Reset: 0x0):

Sets the Q data starting address and shows the current Q address being accessed.

Position Function

27:0 DPSD Q data starting address.

DPSD Q current address when read.

NodeX_Dpsd_Ctrl (PSDA Offset 0x18, PSDB Offset: 0x1018; Reset: 0x0):

The control register is used to enable the interface, and define the buffer configurations

for the received data.

Name Position Function

EnableI 31

I Data DMA Enable: a 1, enables the DMA, a 0 disables the

DMA.

EnableQ 30

Q Data DMA Enable: a 1 enables the DMA, a 0 disables the

DMA.

Decimation 29:28

Capture Rate Decimation for the input data:

00 Captures all data samples (no decimation)

01 Captures every other sample (decimation by 2)

10 Captures every fourth sample (decimation by 4)

11 Captures every eighth sample (decimation by 8)

BufCount 27:20

These bits define the numbers of buffers to be allocated for each

I and Q transfer. The interface allows the memory allocated for

I and Q data to be partitioned into multiple buffers. This is used

to implement “double/multi buffering” schemes, allowing the

application code to read a buffer while a new buffer is being

written. The application can synchronize its internal operation

via buffer full interrupt flags. An interrupt is generated after

completing the write for each I/Q buffer pair. Note that a

circular buffer is implemented – the starting address will be used

after the total allocated memory space is written. The value to be

written is (# of buffers -1).

Example: if 4 input input buffers needed, bits 27:20 should be

set to 3 (0x03)

PMTimer 19:18 These bits select which Device Power Management Event

Timers controls when data is to be captured on the input

channel. PSDA uses event timers 1 and 3, and PSDB uses event

timers 2 and 4. The selected timer must be programmed to

generate a single or continuous “gating” pulse, which enables

Features & Interfaces V1.5

Wuxi DSP / Optimum Semiconductor Technologies Inc.

Propriety Information

Page 20 of 244

剩余243页未读，继续阅读

d821040387

粉丝: 3
资源: 6

SB35000芯片技术手册：SandBlaster基带处理器详解

RTL8363SB-CG：2+2端口千兆交换机控制器数据手册

SB3584电容触摸传感控制芯片规格说明书

RTL8309SB交换机原理图及PCB设计参考手册

amd SB600南桥芯片Databook

1394B物理芯片手册

ADS8509I芯片手册

NCT6106D芯片手册

笔记本 amd sb700南桥手册资料

8025SA/SB中文手册

MAX197英文数据手册

最新资源