Marvell 88E1510千兆以太网PHY芯片数据手册

需积分: 15 184 浏览量更新于2024-07-14 收藏 1.04MB PDF 举报

"88E1510_12_14_18_Marvell.pdf 是Marvell公司的一款千兆以太网PHY芯片的数据手册，涵盖了88E1510、88E1518、88E1512和88E1514型号。这些芯片设计用于实现10/100/1000Mbps的以太网连接，并且具备能源效率高的特点，即Energy Efficient Ethernet (EEE)。文档MV-S107146-U0 Rev.B发布于2018年2月23日，属于公开资料。" 本文档的主要内容涉及Marvell的Alaska系列PHY芯片，这些芯片是集成的10/100/1000Mbps以太网收发器，旨在提供高速网络连接的同时，优化能源消耗。Energy Efficient Ethernet（能效以太网）技术允许在网络流量低时降低功耗，从而提高了整体的能效。对于88E1510、88E1518、88E1512和88E1514这四个型号，它们可能具有以下特性： 1. **多速支持**：这些芯片能够支持多种速度的以太网连接，包括10Mbps、100Mbps和1000Mbps，适合不同的网络环境需求。 2. **EEE（能效以太网）**：集成的EEE功能使得在低数据传输时可以进入低功耗模式，有助于节能减排。 3. **集成PHY**：作为单片集成解决方案，这些芯片减少了外部组件的需求，简化了系统设计并降低了成本。 4. **性能优化**：可能包含高级的信号处理技术，如均衡和噪声抑制，以确保在各种线缆条件下保持稳定的高速网络连接。 5. **错误检测与纠正**：可能内置了错误检测和纠正机制，如CRC校验，以保证数据传输的可靠性。 6. **兼容性**：与多种网络接口控制器（NIC）和交换机芯片兼容，适用于广泛的网络设备设计。 7. **文档约定**：文档中包含了重要的注释、警告和注意事项，比如关于硬件或软件损坏、数据丢失的提示，以及个人安全风险的警示。 8. **法律声明**：Marvell明确指出，未经其书面许可，不得复制或以任何形式传播此文档内容。同时，Marvell不对文档中的任何信息做出明示或暗示的保证，包括但不限于适销性和特定用途适用性的保证。对于工程师而言，这份数据手册将提供详细的电气特性、引脚配置、操作条件、控制和状态寄存器信息，以及应用电路和故障排除指南，帮助他们设计和调试包含这些PHY芯片的网络设备。访问Marvell的官方网站可以获得更多的技术支持和最新的更新信息。

Alaska 88E1510/88E1518/88E1512/88E1514

Datasheet - Public

Page 16 Document Classification: Public February 23, 2018

Figure 34: MDC/MDIO Timing ........................................................................................................................138

Figure 35: ........................................................................................................................................................139

Figure 36: RGMII/MII to 10/100/1000BASE-T Transmit Latency Timing ........................................................140

Figure 37: 10/100/1000BASE-T to RGMII Receive Latency Timing ................................................................141

Figure 38: 10/100/1000BASE-T to SGMII Latency Timing ..............................................................................142

Figure 39: SGMII to 10/100/1000BASE-T Latency Timing ..............................................................................142

5 Package Mechanical Dimensions .................................................................................................143

Figure 40: 88E1510/88E1518 48-pin QFN Package Mechanical Drawings ....................................................143

Figure 41: 88E1512/88E1514 56-pin QFN Package Mechanical Drawings ....................................................145

6 Part Order Numbering/Package Marking......................................................................................147

Figure 42: Sample Part Number ......................................................................................................................147

Figure 43: 88E1510 48-pin QFN Commercial Package Marking and Pin 1 Location ......................................149

Figure 44: 88E1518 48-pin QFN Commercial Package Marking and Pin 1 Location ......................................150

Figure 45: 88E1512 56-pin QFN Commercial Package Marking and Pin 1 Location ......................................150

Figure 46: 88E1514 56-pin QFN Commercial Package Marking and Pin 1 Location ......................................151

Figure 47: 88E1510 48-pin QFN Industrial Package Marking and Pin 1 Location...........................................151

Figure 48: 88E1512 56-pin QFN Industrial Package Marking and Pin 1 Location...........................................152

A Revision History .............................................................................................................................153

Alaska 88E1510/88E1518/88E1512/88E1514

Datasheet - Public

Page 20 Document Classification: Public February 23, 2018

The RGMII supports 10/100/1000BASE-T modes of operation.

Table 4: RGMII

48-QFN

Pin #

Pin Name Pin

Type

Description

47 TX_CLK I RGMII Transmit Clock provides a 125 MHz, 25 MHz, or 2.5 MHz reference

clock with ± 50 ppm tolerance depending on speed.

2 TX_CTRL I RGMII Transmit Control. TX_EN is presented on the rising edge of TX_CLK.

A logical derivative of TX_EN and TX_ER is presented on the falling edge of

TX_CLK.

TXD[3]

TXD[2]

TXD[1]

TXD[0]

I RGMII Transmit Data.

TXD[3:0] run at double data rate with bits [3:0] of each byte to be transmitted

on the rising edge of TX_CLK, and bits [7:4] presented on the falling edge of

TX_CLK.

In 10/100BASE-T modes, the transmit data nibble is presented on TXD[3:0] on

the rising edge of TX_CLK.

40 RX_CLK O RGMII Receive Clock provides a 125 MHz, 25 MHz, or 2.5 MHz reference

clock with ± 50 ppm tolerance derived from the received data stream

depending on speed.

37 RX_CTRL O RGMII Receive Control. RX_DV is presented on the rising edge of RX_CLK.

A logical derivative of RX_DV and RX_ER is presented on the falling edge of

RX_CLK.

RXD[3]

RXD[2]

RXD[1]

RXD[0]

O RGMII Receive Data. RXD[3:0] run at double data rate with bits [3:0] of each

byte received on the rising edge of RX_CLK, and bits [7:4] presented on the

falling edge of RX_CLK.

In 10/100BASE-T modes, the receive data nibble is presented on RXD[3:0] on

the rising edge of RX_CLK.

Table 5: Management Interface and Interrupt

48-QFN

Pin #

Pin Name Pin

Type

Description

4 MDC I MDC is the management data clock reference for the serial management

interface. A continuous clock stream is not expected. The maximum frequency

supported is 12 MHz.

5 MDIO I/O MDIO is the management data. MDIO transfers management data in and out of

the device synchronously to MDC. This pin requires a pull-up resistor in a

range from 1.5 kΩ to 10 kΩ.

Table 6: LED Interface

48-QFN

Pin #

Pin Name Pin

Type

Description

10 LED[0] O LED output.

9 LED[1] I/O LED output

8 LED[2]/INTn O LED/Interrupt outputs.

LED[2] pin also functions as an active low interrupt pin.

剩余154页未读，继续阅读

电子DIY杂谈

粉丝: 4
资源: 10

Marvell 88E1510千兆以太网PHY芯片数据手册

88E1510_1512_1514_1518.pdf

88E1510数据手册，做网络的兄弟可以参考一下

88e1512_88e1510_datasheet全本

Alaska__88E1510_88E1518_88E1512_88E1514 Datasheet.pdf

88E6341-Datasheet-Rev.0.09.pdf_88E6341_datasheet_88e6341_千兆交换机_交

88E6161_88E6165_Develop_board_design.pdf

MV-S302336-00A_88E1548_88E1545_88E1543_RevA1_Release-Notes.pdf

88E6172_datasheet.rar_88E6172_88E6176 datasheet_88e6172芯片手册_88e6

88E6350R_88E6350_88E6351_Datasheets.tar.gz

DB-88F3720-88E1512-MODULE_REV_1_1_0_marvell88e1512sch_88e1512_

最新资源