"M68HC12 and HCS1 芯片手册：CPU12参考手册最新版"
需积分: 0 166 浏览量
更新于2024-04-09
收藏 3.32MB PDF 举报
The CPU12 M68HC12 and HCS1 chip manual provides detailed information on the architecture and functionality of the M68HC12 and HCS12 Microcontrollers. This manual serves as a comprehensive reference guide for developers, engineers, and designers working with these chips. The manual covers key topics such as the instruction set, memory organization, input/output ports, timers, interrupts, and various peripherals.
The CPU12 Reference Manual, Rev. 4.0, published by Freescale Semiconductor, provides essential information for understanding and programming these microcontrollers. The manual outlines the features and specifications of the M68HC12 and HCS12 chips, including detailed descriptions of their functionality and application in various electronic systems.
The manual also includes information on programming techniques, memory mapping, and debugging strategies for these microcontrollers. It provides valuable insights into optimizing code efficiency, managing power consumption, and improving overall performance in embedded systems.
Furthermore, the manual discusses key concepts such as interrupt handling, clock management, and communication interfaces, offering practical guidance for designing applications with the CPU12 M68HC12 and HCS1 chips. It also includes detailed examples, code snippets, and application notes that demonstrate how to implement various features and functionalities of these microcontrollers.
Overall, the CPU12 Reference Manual serves as an indispensable resource for anyone working with the M68HC12 and HCS12 Microcontrollers. Its comprehensive coverage of the architecture, functionality, and programming techniques of these chips makes it a valuable guide for developers seeking to build efficient and reliable embedded systems. With its detailed explanations, practical examples, and in-depth insights, this manual provides a solid foundation for understanding and leveraging the capabilities of the CPU12 M68HC12 and HCS1 microcontrollers.
Table of Contents
CPU12 Reference Manual, Rev. 4.0
16 Freescale Semiconductor
9.7 Custom Fuzzy Logic Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
9.7.1 Fuzzification Variations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 332
9.7.2 Rule Evaluation Variations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
9.7.3 Defuzzification Variations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 334
Chapter 10
Memory Expansion
10.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337
10.2 Expansion System Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337
10.3 CALL and Return from Call Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 339
10.4 Address Lines for Expansion Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340
10.5 Overlay Window Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340
10.6 Using Chip-Select Circuits (Only Applies to M68HC12 Family). . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1 Program Memory Expansion Chip-Select Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.1 CSP1E Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.2 CSP0E Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.3 CSP1FL Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.4 CSPA21 Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.5 STRP0A:STRP0B Control Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341
10.6.1.6 STRP1A:STRP1B Control Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.2 Data Expansion Chip Select Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.2.1 CSDE Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.2.2 CSDHF Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.2.3 STRDA:STRDB Control Field. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.3 Extra Expansion Chip Select Controls . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.3.1 CSEE Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.3.2 CSEEP Control Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.6.3.3 STREA:STREB Control Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342
10.7 System Notes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343
Appendix A
Instruction Reference
A.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345
A.2 Stack and Memory Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346
A.3 Interrupt Vector Locations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346
A.4 Notation Used in Instruction Set Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346
A.5 Memory Expansion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 371
A.6 Hexadecimal to Decimal Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
A.7 Decimal to Hexadecimal Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 376
Appendix B
M68HC11 to CPU12 Upgrade Path
B.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377
B.2 CPU12 Design Goals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377
B.3 Source Code Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377
B.4 Programmer’s Model and Stacking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 379
剩余413页未读，继续阅读
2012-12-01 上传
2008-11-10 上传
2014-05-27 上传
2024-08-16 上传
2023-04-20 上传
2023-07-28 上传
2024-11-01 上传
2023-06-11 上传
2013-11-07 上传
麦子zzy
- 粉丝: 51
- 资源: 5
我的内容管理
展开
最新资源
- 前端协作项目：发布猜图游戏功能与待修复事项
- Spring框架REST服务开发实践指南
- ALU课设实现基础与高级运算功能
- 深入了解STK：C++音频信号处理综合工具套件
- 华中科技大学电信学院软件无线电实验资料汇总
- CGSN数据解析与集成验证工具集：Python和Shell脚本
- Java实现的远程视频会议系统开发教程
- Change-OEM: 用Java修改Windows OEM信息与Logo
- cmnd：文本到远程API的桥接平台开发
- 解决BIOS刷写错误28：PRR.exe的应用与效果
- 深度学习对抗攻击库：adversarial_robustness_toolbox 1.10.0
- Win7系统CP2102驱动下载与安装指南
- 深入理解Java中的函数式编程技巧
- GY-906 MLX90614ESF传感器模块温度采集应用资料
- Adversarial Robustness Toolbox 1.15.1 工具包安装教程
- GNU Radio的供应商中立SDR开发包：gr-sdr介绍
