ETS3教程:设备加载与地址管理详解

需积分: 48 88 下载量 130 浏览量 更新于2024-08-10 收藏 1.36MB PDF 举报
本文主要介绍了在施耐德智能家居项目的KNX控制系统中,使用ETS 3中文教程进行设备加载和配置的过程。步骤分为两个部分:创建工程和加载设备。 1. 创建工程 - 打开ETS软件,创建新项目,通过"File" > "New Project"或快捷键Ctrl+N,为项目命名,如"Officebuildings"。 - 在"Buildings"菜单下,添加建筑物(如mg),再添加楼层(如1F),这些操作会在工具栏中体现出来。 2. 加载设备 - 使用ProductFinder对话框加载设备,首先选择"System Devices",然后根据制造商和产品家族选择相应的设备。例如,加载电源MTN684064和耦合器MTN680204。 - 对于模块加载,如四路模块MTN647595和八路模块MTN647895,以及USB模块MTN681829和面板MTN6276xx(可能需要多个),每个类型加载一个作为示例。 - 探头MTN6308xx同样需要按需加载,并且软件会自动分配地址,如图11所示。 3. 设置设备地址 - 由于项目可能涉及多层楼或房间,地址分配需要明确且不重复。选定设备后,通过"Properties"设置物理地址,如0.9,如图12所示。 4. 设备编辑 - 完成地址分配后,可以对设备进行进一步编辑,比如通过"Edit Parameters"选项来定制设备的参数设置。 这个教程详细地展示了在施耐德KNX系统中使用ETS 3进行工程项目管理及设备配置的实用方法,对于从事此类智能家居项目的工程师来说,是一个宝贵的参考指南。通过这个过程,用户能够更好地理解和操作KNX系统,确保项目的顺利实施。
2019-01-15 上传
Contents 1. Overview.............................................................................................................................................. 1 1.1 Scope .......................................................................................................................................... 1 1.2 Purpose ....................................................................................................................................... 2 1.3 Design environment ................................................................................................................... 2 1.4 IP-XACT–enabled implementations .......................................................................................... 6 1.5 Conventions used ....................................................................................................................... 7 1.6 Use of color in this standard..................................................................................................... 12 1.7 Contents of this standard .......................................................................................................... 12 2. Normative references......................................................................................................................... 13 3. Definitions, acronyms, and abbreviations.......................................................................................... 15 3.1 Definitions................................................................................................................................ 15 3.2 Acronyms and abbreviations.................................................................................................... 20 4. Interoperability use model ................................................................................................................. 21 4.1 Roles and responsibilities......................................................................................................... 21 4.2 IP-XACT IP exchange flows.................................................................................................... 22 5. Interface definition descriptions ........................................................................................................ 25 5.1 Definition descriptions ............................................................................................................. 25 5.2 Bus definition ........................................................................................................................... 26 5.3 Abstraction definition............................................................................................................... 28 5.4 Ports.......................................................................................................................................... 29 5.5 Wire ports................................................................................................................................. 30 5.6 Qualifiers.................................................................................................................................. 31 5.7 Wire port group ........................................................................................................................ 32 5.8 Wire port mode (and mirrored mode) constraints.................................................................... 33 5.9 Transactional ports ................................................................................................................... 34 5.10 Transactional port group .......................................................................................................... 36 5.11 Extending bus and abstraction definitions ............................................................................... 37 5.12 Clock and reset handling .......................................................................................................... 38 6. Component descriptions .................................................................................................................... 41 6.1 Component ............................................................................................................................... 41 6.2 Interfaces .................................................................................................................................. 43 6.3 Interface interconnections ........................................................................................................ 44 6.4 Complex interface interconnections......................................................................................... 46 6.5 Bus interfaces ........................................................................................................................... 48 6.6 Indirect interfaces..................................................................................................................... 58 6.7 Component channels ................................................................................................................ 59 6.8 Address spaces ......................................................................................................................... 60 6.9 Memory maps........................................................................................................................... 68 6.10 Remapping ............................................................................................................................... 79 6.11 Registers ................................................................................................................................... 81 6.12 Models...................................................................................................................................... 95