64-ia-32-architectures-software-developer-manual-325462.pdf

Intel,asm,汇编手册

5星 · 超过95%的资源需积分: 9 135 浏览量更新于2023-03-03 评论收藏 15.39MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

Intel® 64 and IA-32

Architectures

Software Developer’s Manual

Combined Volumes:

1, 2A, 2B, 2C, 3A, 3B and 3C

NOTE: This document contains all seven volumes of the Intel 64

and IA-32 Architectures Software Developer's Manual: Basic

Architecture, Instruction Set Reference A-L, Instruction Set

Reference M-Z, Instruction Set Reference, and the System

Programming Guide, Parts 1, 2 and 3. Refer to all seven volumes

when evaluating your design needs.

Order Number: 325462-041US

December 2011

ii Combined Volumes 1, 2A, 2B, 2C, 3A, 3B, 3C

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT-

ED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH

PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED

WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES

RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY

PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR IN-

TENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUA-

TION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers

must not rely on the absence or characteristics of any features or instructions marked "reserved" or "unde-

fined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or

incompatibilities arising from future changes to them. The information here is subject to change without no-

tice. Do not finalize a design with this information.

The Intel

64 architecture processors may contain design defects or errors known as errata. Current char-

acterized errata are available on request.

Intel

Hyper-Threading Technology requires a computer system with an Intel

processor supporting Hyper-

Threading Technology and an Intel

HT Technology enabled chipset, BIOS and operating system.

Performance will vary depending on the specific hardware and software you use. For more information, see

http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support Intel HT

Technology.

Intel

Virtualization Technology requires a computer system with an enabled Intel

processor, BIOS, virtual

machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, perfor-

mance or other benefits will

vary depending on hardware and software configurations. Intel

Virtualization

Technology-enabled BIOS and VMM applications are currently in development.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, oper-

ating system, device drivers and applications enabled for Intel

64 architecture. Processors will not operate

(including 32-bit operation) without an Intel

64 architecture-enabled BIOS. Performance will vary de-

pending on your hardware and software configurations. Consult with your system vendor for more infor-

mation.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability

and a supporting operating system. Check with your PC manufacturer on whether your system delivers Ex-

ecute Disable Bit functionality.

Intel, Pentium, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo,

Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, Intel Atom, and VTune are trade-

marks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other coun-

tries.

*Other names and brands may be claimed as the property of others.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing

your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel

literature, may be obtained by calling 1-800-548-4725, or by visiting Intel’s website at http://www.intel.com

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT-

ED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH

PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED

WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES

RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY

PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR IN-

TENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUA-

TION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers

must not rely on the absence or characteristics of any features or instructions marked "reserved" or "unde-

fined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or

incompatibilities arising from future changes to them. The information here is subject to change without no-

tice. Do not finalize a design with this information.

The Intel

64 architecture processors may contain design defects or errors known as errata. Current char-

acterized errata are available on request.

Intel

Hyper-Threading Technology requires a computer system with an Intel

processor supporting Intel

Hyper-Threading Technology and an Intel

HT Technology enabled chipset, BIOS and operating system.

Performance will vary depending on the specific hardware and software you use. For more information, see

http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support Intel HT

Technology.

Intel

Virtualization Technology requires a computer system with an enabled Intel

processor, BIOS, virtual

machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, perfor-

mance or other benefits will

vary depending on hardware and software configurations. Intel

Virtualization

Technology-enabled BIOS and VMM applications are currently in development.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, oper-

ating system, device drivers and applications enabled for Intel

64 architecture. Processors will not operate

(including 32-bit operation) without an Intel

64 architecture-enabled BIOS. Performance will vary de-

pending on your hardware and software configurations. Consult with your system vendor for more infor-

mation.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability

and a supporting operating system. Check with your PC manufacturer on whether your system delivers Ex-

ecute Disable Bit functionality.

Intel, Pentium, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo,

Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, Intel Atom, and VTune are trade-

marks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other coun-

tries.

*Other names and brands may be claimed as the property of others.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing

your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel

literature, may be obtained by calling 1-800-548-4725, or by visiting Intel’s website at http://www.intel.com

Vol. 1 iii

CONTENTS

PAGE

CHAPTER 1

ABOUT THIS MANUAL

1.1 INTEL

64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL. . . . . . . . . . . . . . . . . . . . . . 1-1

1.2 OVERVIEW OF VOLUME 1: BASIC ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3

1.3 NOTATIONAL CONVENTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

1.3.1 Bit and Byte Order . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

1.3.2 Reserved Bits and Software Compatibility. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5

1.3.2.1 Instruction Operands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-6

1.3.3 Hexadecimal and Binary Numbers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

1.3.4 Segmented Addressing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

1.3.5 A New Syntax for CPUID, CR, and MSR Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-7

1.3.6 Exceptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-8

1.4 RELATED LITERATURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-9

CHAPTER 2

INTEL

64 AND IA-32 ARCHITECTURES

2.1 BRIEF HISTORY OF INTEL

64 AND IA-32 ARCHITECTURE. . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

2.1.1 16-bit Processors and Segmentation (1978) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

2.1.2 The Intel

286 Processor (1982) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

2.1.3 The Intel386

™

Processor (1985) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.4 The Intel486

™

Processor (1989) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.5 The Intel

Pentium

Processor (1993) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2

2.1.6 The P6 Family of Processors (1995-1999) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

2.1.7 The Intel

Pentium

4 Processor Family (2000-2006) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2.1.8 The Intel

Xeon

Processor (2001- 2007) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4

2.1.9 The Intel

Pentium

M Processor (2003-Current). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5

2.1.10 The Intel

Pentium

Processor Extreme Edition (2005-2007). . . . . . . . . . . . . . . . . . . . . 2-5

2.1.11 The Intel

Core

™

Duo and Intel

Core

™

Solo Processors (2006-2007). . . . . . . . . . . . . 2-5

2.1.12 The Intel

Xeon

Processor 5100, 5300 Series and

Intel

Core

™

2 Processor Family (2006-Current) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

2.1.13 The Intel

Xeon

Processor 5200, 5400, 7400 Series and

Intel

Core

™

2 Processor Family (2007-Current) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6

2.1.14 The Intel

Atom

™

Processor Family (2008-Current) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7

2.1.15 The Intel

Core

™

i7 Processor Family (2008-Current) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7

2.1.16 The Intel

Xeon

Processor 7500 Series (2010) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8

2.1.17 2010 Intel

Core

™

Processor Family (2010) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8

2.1.18 The Intel

Xeon

Processor 5600 Series (2010) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-8

2.1.19 Second Generation Intel

Core

™

Processor Family (2011). . . . . . . . . . . . . . . . . . . . . . . . . 2-9

2.2 MORE ON SPECIFIC ADVANCES. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9

2.2.1 P6 Family Microarchitecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-9

2.2.2 Intel NetBurst

Microarchitecture. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-11

2.2.2.1 The Front End Pipeline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-13

2.2.2.2 Out-Of-Order Execution Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14

2.2.2.3 Retirement Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-14

剩余4160页未读，继续阅读

wk6000

2015-01-28

正是自己要找的资源，英文版本，还可以好好练习一下英文。谢谢。

庚武讲堂

粉丝: 31
资源: 18

会员权益专享

64-ia-32-architectures-software-developer-manual-325462.pdf

评论3

会员权益专享

最新资源

64-ia-32-architectures-software-developer-manual-325462.pdf

评论3

325462-sdm-vol-1-2abcd-3abcd.zip

64-ia-32-architectures-software-developer-manual-325462

64-ia-32-architectures-software-developer-vol-2a-manual.pdf

64-ia-32-architectures 汉化

sql server2005 Developer Edition (64-bit)

ModuleNotFoundError: No module named 'mmgen.models.architectures.stylegan.ada'

documenting software architectures pdf

python-2.7.5-93.el7.x86_64.rpm在哪里下载 给个链接

adc_architectures_iii_sigma-delta_adc_basics.pdf

unknown option -list-gpu-architectures

Spring Cloud Gateway

bash: /usr/local/bin/aarch64-none-elf-gdb: cannot execute binary file: Exec format error

phy-interface-pci-express-sata-usb30-architectures-

AttributeError: module 'ppocr.modeling.architectures' has no attribute 'MobileNetV3'

解释每一句# 读取训练好的模型 import paddle from ppcls.modeling.architectures.se_resnet_vd import SE_ResNet50_vd model = SE_ResNet50_vd(class_dim=16) model.set_state_dict(paddle.load('./output/SE_ResNet50_vd/best_model/ppcls.pdparams'))

查询以下文献的GB/T 7713.1-2006的标准格式，包含期、卷和起止页码： MA Z, CHEN X, MA T, et al. Deep Deterministic Policy Gradient Based Resource Allocation in Internet of Vehicles[C].PAAP 2020: Parallel Architectures, Algorithms and Programming ,2020,pp. 295–306.

torch.nn.module

Unknown package 'kmod-bonding'. Collected errors: * pkg_hash_fetch_best_installation_candidate: Packages for kmod-bonding found, but incompatible with the architectures configured * opkg_install_cmd: Cannot install package kmod-bonding.

macOS如何在终端用file查看app是什么架构

会员权益专享

最新资源

python-2.7.5-93.el7.x86_64.rpm在哪里下载给个链接