没有合适的资源?快使用搜索试试~ 我知道了~
首页Xilinx Virtex-7 VC707用户手册手册
资源详情
资源评论
资源推荐
VC707 Evaluation
Board for the
Virtex-7 FPGA
User Guide
UG885 (v1.7.1) August 12, 2016
VC707 Evaluation Board www.xilinx.com UG885 (v1.7.1) August 12, 2016
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising
under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or
consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action
brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.
Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product
specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are
subject to the terms and conditions of Xilinx’s limited warranty, please refer to Xilinx’s Terms of Sale which can be viewed at
http://www.xilinx.com/legal.htm#tos
; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx.
Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk
and liability for use of Xilinx products in such critical applications, please refer to Xilinx’s Terms of Sale which can be viewed at
http://www.xilinx.com/legal.htm#tos
.
AUTOMOTIVE APPLICATIONS DISCLAIMER
AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT
OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE
IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD
("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS,
THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A
SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING
LIMITATIONS ON PRODUCT LIABILITY.
© Copyright 2012 – 2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Vivado, Virtex, Zynq, and other designated brands
included herein are trademarks of Xilinx in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of
PCI-SIG. HDMI, HDMI logo, and High-Definition Multimedia Interface are trademarks of HDMI Licensing LLC. All other trademarks are the
property of their respective owners.
Revision History
The following table shows the revision history for this document.
Date Version Revision
03/05/12 1.0 Initial Xilinx release.
10/08/12 1.1 Chapter 1, VC707 Evaluation Board Features: In Table 1-1, notes for J37 changed to
Samtec ASP_134486_01. The board photo in Figure 1-2 was replaced. In Table 1-3, GPGA
(U1) Bank 32 was deleted. A note was added about the user clock for Figure 1-10. In
Table 1-15, FPGA pin AN1 changed to AM4 and pin AN2 changed to AM3. In
SGMII
GTX Transceiver Clock Generation, page 42,
25 MHz LVDS clock changed to 125 MHz
LVDS clo
ck. The Figure 1-10 title also changed from 25 MHz to 125 MHz. In Table 1-23,
pin AR42 changed to AT42. In Figure 1-33, switching regulator supply voltage UG63 for
MGTVCCAUX was updated. In Table 1-29, device type PTD08D021W (V
OUT
A) power
rail voltage changed to 1.80V. In Table 1-32, values for rail number 3 changed. In
Appendix C, Master Constraints File Listing, the entire listing was replaced.
Appendix G, Regulatory and Compliance Information now includes a link to the
Declaration of Conformity and markings for waste electrical and electronic equipment
(WEEE), restriction of hazardous substances (RoHS), and CE compliance.
UG885 (v1.7.1) August 12, 2016 www.xilinx.com VC707 Evaluation Board
02/01/13 1.2 Updated VC707 Board Features, Table 1-1, Virtex-7 XC7VX485T-2FFG1761C FPGA,
FPGA Configuration, USB JTAG, System Clock (SYSCLK_P and SYSCLK_N), HDMI
Video Output, I
2C Bus
, Table 1-15, User I/O, Table 1-26, Power Management, and VITA
57.1 FMC2 HPC Connector (Partially Populated). Updated Figure 1-5, Figure 1-16, and
Figure 1-25. Updated paragraph following Table 1-4, Figure 1-7, Figure 1-19, Figure 1-20,
and Table 1-24. Added CPU Reset Pushbutton, User Rotary Switch, User SMA, and PCIe
Form Factor Board TI Power System Cooling. Added Table 1-27 and Table 1-28.
Replaced PTD08D021W with PTD08D210W in Table 1-29. Added third paragraph to the
introduction in Appendix C, Master Constraints File Listing. Added UG483 and
removed NXP Semiconductors in Appendix F, Additional Resources. Added second
paragraph to the introduction in Appendix G, Regulatory and Compliance Information.
08/22/13 1.3 Updated Figure 1-2, Table 1-1, Table 1-12, Table 1-13, and Table 1-14. Updated Linear BPI
Flash Memory. Replaced Master UCF Listing with Appendix C, Master Constraints File
Listing.
05/12/14 1.4 Updated disclaimer and copyright. In Table 1-27, changed U1 FPGA pin N39 to M39, B36
to A35, and B37 to A36.
09/20/14 1.5 Added note to Table 1-1 and Table 1-27. Updated Table 1-7. Changed Net Name column
heading to FHG1761 Placement in Table 1-11. Added I/O standard information to
Table 1-4, Table 1-5, Table 1-8, Table 1-10, Table 1-18, Table 1-21,
Table 1-23, Table 1-26,
Table 1-27 and Table 1-28. Updated schematic net name for pins C34 and D35 in
Table 1-27 and Table 1-28. Updated GTX Transceivers. Added Figure A-3.
04/07/15 1.6 Added notes to Jitter Attenuated Clock and I
2C Bus
. Updated Table 1-24. Deleted
redundant Figure B-2 FMC2 HPC Connector Pinout in Appendix B, VITA 57.1 FMC
Connector Pinouts. Added information for ordering the ATX power supply adapter
cable.
09/01/15 1.6.1 Made typographical edits.
03/26/16 1.7 Updated transceiver bank MGT_BANK_119 in Table 1-11. Updated GPIO pin for CPU
reset pushbutton switch in Table 1-26. Updated U1 FPGA pins for J37 FMC2 HPC pins
B12, B13, B32, and B33 in Table 1-28. Added thickness information in Appendix E, Board
Specifications.
08/12/16 1.7.1 Made a typographical edit.
Date Version Revision
VC707 Evaluation Board www.xilinx.com 5
UG885 (v1.7.1) August 12, 2016
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Chapter 1: VC707 Evaluation Board Features
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Additional Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VC707 Board Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Feature Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Virtex-7 XC7VX485T-2FFG1761C FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
DDR3 Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Linear BPI Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
USB 2.0 ULPI Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
SD Card Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
USB JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
GTX Transceivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
PCI Express Endpoint Connectivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
SFP/SFP+ Module Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
10/100/1000 Tri-Speed Ethernet PHY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
SGMII GTX Transceiver Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
USB-to-UART Bridge. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
HDMI Video Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
LCD Character Display (16 x 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
I
2
C Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Status LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
User I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
VITA 57.1 FMC1 HPC Connector (Partially Populated) . . . . . . . . . . . . . . . . . . . . . . . . 58
VITA 57.1 FMC2 HPC Connector (Partially Populated) . . . . . . . . . . . . . . . . . . . . . . . . 58
Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
XADC Analog-to-Digital Converter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Configuration Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
Appendix A: Default Switch and Jumper Settings
GPIO DIP Switch SW2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Configuration DIP Switch SW11 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Default Jumper Settings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Appendix B: VITA 57.1 FMC Connector Pinouts
Appendix C: Master Constraints File Listing
VC707 Board XDC Listing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Table of Contents
Send Feedback
剩余115页未读,继续阅读
XXQ121
- 粉丝: 16
- 资源: 17
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- zigbee-cluster-library-specification
- JSBSim Reference Manual
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论1