没有合适的资源?快使用搜索试试~ 我知道了~
首页WM8960_datasheet
WM8960_datasheet
需积分: 21 38 下载量 154 浏览量
更新于2023-03-16
评论
收藏 1.05MB PDF 举报
WM8960_datasheet, 官方说明书。比较详细。.............
资源详情
资源评论
资源推荐
w
WM8960
Stereo CODEC with 1W Stereo Class D Speaker Drivers and
Headphone Drivers for Portable Audio Applications
WOLFSON MICROELECTRONICS plc
To receive regular email updates, sign up at http://www.wolfsonmicro.com/enews/
Preliminary Technical Data, September 2006, Rev 2.0
Copyright 2006 Wolfson Microelectronics plc
DESCRIPTION
The WM8960 is a low power, high quality stereo codec
designed for portable digital audio applications.
Stereo class D speaker drivers provide 1W per channel into 8Ω
loads with a 5V supply. Low leakage, excellent PSRR and
pop/click suppression mechanisms also allow direct battery
connection to the speaker supply. Flexible speaker boost
settings allow speaker output power to be maximised while
minimising other analogue supply currents.
A highly flexible input configuration for up to three stereo
sources is integrated, with a complete microphone interface.
External component requirements are drastically reduced as no
separate microphone, speaker or headphone amplifiers are
required. Advanced on-chip digital signal processing performs
automatic level control for the microphone or line input.
Stereo 24-bit sigma-delta ADCs and DACs are used with low
power over-sampling digital interpolation and decimation filters
and a flexible digital audio interface.
The master clock can be input directly or generated internally by
an onboard PLL, supporting most commonly-used clocking
schemes.
The WM8960 operates at analogue supply voltages down to
2.7V, although the digital supplies can operate at voltages down
to 1.71V to save power. The speaker supply can operate at up
to 5.5V, providing 1W per channel into 8Ω loads. Unused
functions can be disabled using software control to save power.
The WM8960 is supplied in a very small and thin 5x5mm QFN
package, ideal for use in hand-held and portable systems.
FEATURES
• DAC SNR 98dB (‘A’ weighted), THD -84dB at 48kHz, 3.3V
• ADC SNR 94dB (‘A’ weighted), THD -82dB at 48kHz, 3.3V
• Pop and click suppression
• 3D Enhancement
• Stereo Class D Speaker Driver
• <0.1% THD with 1W per channel into 8Ω BTL speakers
• 70dB PSRR @217Hz
• 87% efficiency (1W output)
• Flexible internal switching clock
• On-chip Headphone Driver
• 40mW output power into 16Ω at 3.3V
• Capless mode support
• THD -75dB at 20mW, SNR 90dB with 16Ω load
• Microphone Interface
• Pseudo differential for high noise immunity
• Integrated low noise MICBIAS
• Programmable ALC / Limiter & Noise Gate
• Low Power Consumption
• 10mW headphone playback (2.7V / 1.8V supplies)
• 20mW record and playback (2.7V / 1.8V supplies)
• Low Supply Voltages
• Analogue 2.7V to 3.6V (Speaker supply up to 5.5V)
• Digital core and I/O: 1.71V to 3.6V
• On-chip PLL provides flexible clocking scheme
• Sample rates: 8, 11.025, 12, 16, 22.05, 24, 32, 44.1, 48
• 5x5x0.9mm QFN package
APPLICATIONS
• Games consoles
• Portable media / DVD players
• Mobile multimedia
WM8960 Preliminary Technical Data
w
PTD, September 2006, Rev 2.0
2
TABLE OF CONTENTS
DESCRIPTION .......................................................................................................1
FEATURES.............................................................................................................1
APPLICATIONS .....................................................................................................1
TABLE OF CONTENTS .........................................................................................2
PIN CONFIGURATION...........................................................................................3
ORDERING INFORMATION ..................................................................................3
PIN DESCRIPTION ................................................................................................4
ABSOLUTE MAXIMUM RATINGS.........................................................................5
RECOMMENDED OPERATING CONDITIONS .....................................................5
ELECTRICAL CHARACTERISTICS ......................................................................6
OUTPUT PGA GAIN.............................................................................................10
TYPICAL POWER CONSUMPTION ....................................................................11
SIGNAL TIMING REQUIREMENTS .....................................................................12
SYSTEM CLOCK TIMING............................................................................................ 12
AUDIO INTERFACE TIMING – MASTER MODE ......................................................... 12
AUDIO INTERFACE TIMING – SLAVE MODE ............................................................ 13
CONTROL INTERFACE TIMING – 2-WIRE MODE ..................................................... 14
INTERNAL POWER ON RESET CIRCUIT ..........................................................15
DEVICE DESCRIPTION.......................................................................................17
INTRODUCTION.......................................................................................................... 17
INPUT SIGNAL PATH.................................................................................................. 18
ANALOGUE TO DIGITAL CONVERTER (ADC) .......................................................... 25
AUTOMATIC LEVEL CONTROL (ALC) ....................................................................... 27
OUTPUT SIGNAL PATH.............................................................................................. 30
ANALOGUE OUTPUTS ............................................................................................... 36
ENABLING THE OUTPUTS......................................................................................... 40
HEADPHONE OUTPUT............................................................................................... 40
CLASS D SPEAKER OUTPUTS .................................................................................. 41
VOLUME UPDATES .................................................................................................... 42
HEADPHONE JACK DETECT ..................................................................................... 44
THERMAL SHUTDOWN.............................................................................................. 45
GENERAL PURPOSE INPUT/OUTPUT ...................................................................... 46
DIGITAL AUDIO INTERFACE...................................................................................... 47
AUDIO INTERFACE CONTROL .................................................................................. 51
CLOCKING AND SAMPLE RATES.............................................................................. 55
CONTROL INTERFACE .............................................................................................. 62
POWER MANAGEMENT ............................................................................................. 62
REGISTER MAP...................................................................................................66
REGISTER BITS BY ADDRESS .................................................................................. 67
DIGITAL FILTER CHARACTERISTICS ...............................................................81
ADC FILTER RESPONSES ......................................................................................... 81
DAC FILTER RESPONSES ......................................................................................... 82
DE-EMPHASIS FILTER RESPONSES ........................................................................ 83
APPLICATIONS INFORMATION .........................................................................84
RECOMMENDED EXTERNAL COMPONENTS........................................................... 84
IMPORTANT NOTICE ..........................................................................................88
ADDRESS:................................................................................................................... 88
Preliminary Technical Data WM8960
w
PTD, September 2006, Rev 2.0
3
PIN CONFIGURATION
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
161514131211109
2526272829303132
TOP VIEW
RINPUT2
RINPUT1
LINPUT3/JD2
LINPUT1
LINPUT2
RINPUT3/JD3
SDIN
SPKVDD2
SPK_RN
SPKGND2
SPK_RP
SPK_LN
SCLK
DCVDD
SPKGND1
MICBIAS
ORDERING INFORMATION
ORDER CODE TEMPERATURE RANGE PACKAGE MOISTURE
SENSITIVITY LEVEL
PEAK SOLDERING
TEMPERATURE
WM8960GEFL/V
-40°C to +85°C 32-pin QFN (5x5x0.9mm)
(Pb-free)
MSL3 260°C
WM8960GEFL/RV
-40°C to +85°C 32-pin QFN (5x5x0.9mm)
(Pb-free, Tape and reel)
MSL3 260°C
Note:
Reel quantity = 3500
WM8960 Preliminary Technical Data
w
PTD, September 2006, Rev 2.0
4
PIN DESCRIPTION
PIN NO NAME TYPE DESCRIPTION
1 MICBIAS
Analogue Output Microphone bias
2 LINPUT3 / JD2
Analogue Input Left channel line input /
Left channel positive differential MIC input /
Jack detect input pin
3 LINPUT2
Analogue Input Left channel line input /
Left channel positive differential MIC input
4 LINPUT1
Analogue Input Left channel single-ended MIC input /
Left channel negative differential MIC input
5 RINPUT1
Analogue Input Right channel single-ended MIC input /
Right channel negative differential MIC input
6 RINPUT2
Analogue Input Right channel line input /
Right channel positive differential MIC input
7 RINPUT3 / JD3
Analogue Input Right channel line input /
Right channel positive differential MIC input /
Jack detect input pin
8 DCVDD
Supply Digital core supply
9 DGND
Supply Digital ground (Return path for both DCVDD and DBVDD)
10 DBVDD
Supply Digital buffer (I/O) supply
11 MCLK
Digital Input Master clock
12 BCLK
Digital Input / Output Audio interface bit clock
13 DACLRC
Digital Input / Output Audio interface DAC left / right clock
14 DACDAT
Digital Input DAC digital audio data
15 ADCLRC / GPIO1
Digital Input / Output Audio interface ADC left / right clock / GPIO1 pin
16 ADCDAT
Digital Output ADC digital audio data
17 SCLK
Digital Input Control interface clock input
18 SDIN
Digital Input/Output Control interface data input / 2-wire acknowledge output
19 SPK_RN
Analogue Output Right speaker negative output
20 SPKGND2
Supply Ground for speaker drivers 2
21 SPKVDD2
Supply Supply for speaker drivers 2
22 SPK_RP
Analogue Output Right speaker positive output
23 SPK_LN
Analogue Output Left speaker negative output
24 SPKGND1
Supply Ground for speaker drivers 1
25 SPK_LP
Analogue Output Left speaker positive output
26 SPKVDD1
Supply Supply for speaker drivers 1
27 VMID
Analogue Output Midrail voltage decoupling capacitor
28 AGND
Supply Analogue ground (Return path for AVDD)
29 HP_R
Analogue Output Right output (Line or headphone)
30 OUT3
Analogue Output Mono, left, right or buffered midrail output for capless mode
31 HP_L
Analogue Output Left output (Line or headphone)
32 AVDD
Supply Analogue supply
33 GND_PADDLE
Die Paddle (Note 1)
Note:
1. It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.
2. Refer to the application note WAN_0118 on “Guidelines on How to Use QFN Packages and Create Associated PCB
Footprints”
Preliminary Technical Data WM8960
w
PTD, September 2006, Rev 2.0
5
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously
operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given
under Electrical Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.
CONDITION MIN MAX
Supply voltages (excluding SPKVDD1 and SPKVDD2)
-0.3V +4.5V
SPKVDD1, SPKVDD2
-0.3V +7V
Voltage range digital inputs
DGND -0.3V DBVDD +0.3V
Voltage range analogue inputs
AGND -0.3V AVDD +0.3V
Operating temperature range, T
A
-40°C +85°C
Storage temperature after soldering
-65°C +150°C
Notes
1. Analogue, digital and speaker grounds must always be within 0.3V of each other.
2. All digital and analogue supplies are completely independent from each other (i.e. not internally connected).
3. DCVDD must be less than or equal to AVDD and DBVDD.
4. AVDD must be less than or equal to SPKVDD1 and SPKVDD2.
5. SPKVDD1 and SPKVDD2 must be high enough to support the peak output voltage when using DCGAIN and ACGAIN
functions, to avoid output waveform clipping. Peak output voltage is AVDD*(DCGAIN+ACGAIN)/2.
RECOMMENDED OPERATING CONDITIONS
PARAMETER SYMBOL MIN TYP MAX UNIT
Digital supply range (Core)
DCVDD 1.71 3.6 V
Digital supply range (Buffer)
DBVDD 1.71 3.6 V
Analogue supplies range
AVDD 2.7 3.6 V
Speaker supply range
SPKVDD1, SPKVDD2 2.7 5.5 V
Ground
DGND, AGND, SPKGND1,
SPKGND2
0
V
剩余87页未读,继续阅读
yangchanggen2013
- 粉丝: 1
- 资源: 2
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- zigbee-cluster-library-specification
- JSBSim Reference Manual
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0