AXU3EG开发板原理图ZynqUltraScale+.pdf_AXU3EGAI

5星 · 超过95%的资源需积分: 50 60 浏览量更新于2023-04-28 评论 1 收藏 529KB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源评论

资源推荐

D D

C C

B B

A A

ALINX Confidential

www.alinx.com

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE01 Block diagram

119Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE01 Block diagram

119Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE01 Block diagram

119Tuesday, May 26, 2020

D D

C C

B B

A A

ALINX Confidential

www.alinx.com

B65_L15_P

B65_L15_N

B65_L16_N

B65_L16_P

B65_L9_N

B65_L9_P

B66_L11_P

B66_L11_N

B65_L23_P

B65_L23_N

B65_L21_N

B65_L21_P

B65_L13_N

B65_L13_P

B66_L20_P

B66_L20_N

B66_L10_P

B66_L10_N

B66_L7_P

B66_L7_NB66_L12_N

B66_L12_P

B66_L5_P

B66_L5_N

B66_L2_P

B66_L2_N

B66_L6_P

B66_L6_N

B65_L20_P

B65_L20_N

B66_L3_P

B66_L3_N

B66_L1_P

B66_L1_N

B65_L12_P

B65_L12_N

B65_L18_P

B65_L18_N

B66_L4_P

B66_L4_N

B65_L8_P

B65_L8_N

B65_L14_P

B65_L14_N

B65_L7_P

B65_L7_N

B65_L17_P

B65_L17_N

B66_L8_N

B66_L8_P

B66_L13_N

B66_L13_P

B65_L10_N

B65_L10_P

B65_L11_N

B65_L11_P

B65_L5_N

B65_L5_P

B65_L1_N

B65_L1_P

B65_L4_N

B65_L4_P

B65_L2_N

B65_L2_P

B65_L3_N

B65_L3_P

B65_L24_N

B65_L24_P

B66_L9_P

B66_L9_N

B65_L6_N

B65_L6_P

B65_L19_P

B65_L19_N

B66_L15_P

B66_L15_N

B65_L22_P

B65_L22_N

B66_L16_N

B66_L16_P

FPGA_TDO

FPGA_TDI

B66_L22_N

B66_L22_P

B66_L23_N

B66_L23_P

B66_L19_N

B66_L19_P

B66_L24_N

B66_L24_P

B45_L5_N

B45_L5_P

B66_L18_N

B66_L18_P

B66_L14_P

B66_L14_N

B46_L12_N

B46_L12_P

B46_L11_P

B46_L11_N

B46_L1_N

B46_L1_P

B46_L5_N

B46_L5_P

B46_L6_N

B46_L6_P

B46_L2_N

B46_L2_P

B66_L21_N

B66_L21_P

B45_L11_N

B45_L11_P

B45_L12_P

B45_L12_N

B46_L9_N

B46_L9_P

B46_L7_N

B46_L7_P

B46_L10_N

B46_L10_P

B45_L4_N

B45_L4_P

B45_L6_N

B45_L6_P

B46_L3_N

B46_L3_P

B46_L4_N

B46_L4_P

B45_L9_N

B45_L9_P

B45_L10_N

B45_L10_P

B66_L17_P

B66_L17_N

FPGA_TMS

FPGA_TCK

505_CLK0_N

505_CLK0_P 505_CLK3_P

505_CLK3_N

505_CLK2_P

505_CLK2_N

505_CLK1_P

505_CLK1_N

505_TX3_N

505_TX3_P

505_RX3_P

505_RX3_N

505_RX1_N

505_RX1_P

505_TX2_P

505_TX2_N

505_RX0_P

505_RX0_N

505_TX0_N

505_TX0_P

505_TX1_N

505_TX1_P

505_RX2_P

505_RX2_N

PCIE_TX_P

PCIE_TX_N

FPGA_TCK

FPGA_TMS

FPGA_TDI

USB_SSRXN

USB_SSRXP

USB_SSTXN

USB_SSTXP

505_USB_CLKP

505_USB_CLKN

FPGA_TDO

PHY2_RESET

PHY2_RXCK

PHY2_MDIO

B46_L12_N

B45_L6_P

B46_L6_N

B46_L6_P

B46_L3_N

B46_L3_P

B46_L2_N

B46_L2_P

B46_L4_N

B46_L4_P

B46_L1_P

B46_L5_P

B46_L5_N

B46_L9_P

B46_L9_N

B46_L7_P

B46_L7_N

B46_L10_P

B46_L10_N

B46_L11_N

B46_L11_P

B45_L4_P

B46_L12_P

B46_L1_N

B45_L6_N

B45_L11_N

B45_L4_N

B45_L11_P

GT0_DP_TX_P

GT0_DP_TX_N

505_DP_CLKP

505_DP_CLKN

505_PCIE_REFCLK_P

505_PCIE_REFCLK_N

GT1_DP_TX_P

GT1_DP_TX_N

PHY2_RXD2

PHY2_TXCTL

PHY2_RXCTL

PHY2_MDC

PHY2_TXD3

PHY2_TXD2

PHY2_TXD1

PHY2_RXD0

PHY2_TXD0

PHY2_RXD1

PHY2_RXD3

PCIE_RX_N

PCIE_RX_P

PL_485_DE2

PL_485_DE1

B45_L9_N

B45_L9_P

B45_L5_P

B45_L5_N

B45_L12_N

B45_L12_P

PHY2_TXCK

MIPI_CLK_P

MIPI_CLK_N

MIPI_LAN0_N

MIPI_LAN0_P

MIPI_LAN1_N

MIPI_LAN1_P

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE02 Connector_1

219Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE02 Connector_1

219Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE02 Connector_1

219Tuesday, May 26, 2020

AXK6A2337YG

100

102

104

106

108

110

112

114

116

118

120

101

103

105

107

109

111

113

115

117

119

121

122

AXK6A2337YG

100

102

104

106

108

110

112

114

116

118

120

101

103

105

107

109

111

113

115

117

119

121

122

D D

C C

B B

A A

ALINX Confidential

www.alinx.com

B43_L11_P

B43_L11_N

B43_L2_N

B43_L2_P

224_CLK0_N

224_CLK0_P

B44_L12_P

B44_L12_N

B44_L1_P

B44_L1_N

B43_L7_N

B43_L7_P

224_CLK1_P

224_CLK1_N

B44_L10_P

B44_L10_N

B44_L7_P

B44_L7_N

B43_L9_P

B43_L9_N

B44_L2_P

B44_L2_N

B44_L4_P

B44_L4_N

PS_POR_B

B44_L6_P

B44_L6_N

B43_L3_P

B43_L3_N

B43_L5_P

B43_L5_N

B43_L6_P

B43_L6_N

B44_L3_P

B44_L3_N

B44_L5_P

B44_L5_N

B43_L12_N

B43_L12_P

B44_L9_N

B44_L9_P

B43_L10_N

B43_L10_P

B43_L4_P

B43_L4_N

B43_L1_N

B43_L1_P

B43_L8_N

B43_L8_P

VBAT_IN

B44_L8_P

B44_L8_N

B44_L11_P

B44_L11_N

PS_MIO32

PS_MIO33

PS_MIO36

PS_MIO37

PS_MIO42

PS_MIO51

PS_MIO43

PS_MIO70

PS_MIO75

PS_MIO71

PS_MIO72

PS_MIO73

PS_MIO74

PS_MIO69

PS_MIO64

PS_MIO68

PS_MIO67

PS_MIO66

PS_MIO65

PS_MIO63

PS_MIO53

PS_MIO62

PS_MIO61

PS_MIO59

PS_MIO28

PS_MIO27

PS_MIO54

PS_MIO57

PS_MIO56

PS_MIO55

PS_MIO52

PS_MIO26

PS_MIO30

PS_MODE2

PS_MODE3

PS_MODE1

PS_MODE0

PS_MIO31

PS_MIO40

PS_MIO49

PS_MIO34_SCL

PS_MIO76

PS_MIO38

PS_MIO44

PS_MIO45

PS_MIO47

PS_MIO48

PS_MIO41

PS_MIO46

PS_MIO77

PS_MIO50

PS_MIO29

PS_MIO35_SDA

PS_MIO39

PS_MIO60

PS_MIO58

PS_MIO25

PS_MIO24

224_RX3_N

224_RX3_P

224_RX2_N

224_RX2_P

224_TX3_N

224_TX3_P

224_TX2_N

224_TX2_P

224_TX1_N

224_TX1_P

224_TX0_N

224_TX0_P

224_RX0_N

224_RX0_P

224_RX1_N

224_RX1_P

+12V

+1.8V

+12V +1.8V

VCCO_65

VBAT_IN

PS_IIC1_SCL

PS_MODE2

PS_MODE3

PS_MODE0

PS_MODE1

PS_KEY116

SD_D3

PHY1_MDIO

USB_STP

USB_RESET_N

PS_CAN2_TX

PHY1_MDC

PS_CAN2_RX

SD_CD

SD_D112

SD_D2

PS_CAN1_TX

SD_D0

SD_CMD

USB_NXT

USB_CLK 5

USB_DIR

USB_DATA2 5

USB_DATA1

USB_DATA0 5

USB_DATA5

USB_DATA6

USB_DATA4

USB_DATA3

PS_IIC1_SDA

PS_CAN1_RX

SD_CLK

PHY1_RXCK

PHY1_RXCTL

PHY1_RXD0

PHY1_RXD1

PHY1_RXD2

PHY1_RXD3

PHY1_TXCTL

PHY1_TXCK

PHY1_TXD3

PHY1_TXD2

PHY1_TXD1

PHY1_TXD0

USB_DATA7

PS_POR_B

7,19

MIO28_DP_HPD

MIO27_DP_AUX_OUT

MIO29_DP_OE

MIO30_DP_AUX_IN

PS_LED1

B43_L2_P

B43_L2_N

B44_L8_N

B44_L6_P

B44_L8_P

B44_L9_P

B44_L9_N

B44_L11_P

B44_L11_N

B43_L10_P

B44_L12_P

B43_L10_N

B44_L12_N

B43_L12_P

B43_L12_N

B44_L3_P

B44_L3_N

B44_L7_P

B44_L10_P

B43_L6_P

B43_L7_N

B44_L10_N

B44_L7_N

B43_L6_N

B44_L6_N

B43_L7_P

B43_L8_P

PS_UART0_TX

PS_UART0_RX

B43_L8_N 18

PCIE_RSTn_MIO37

PS_MIO36

B44_L5_P

B44_L5_N

B44_L1_P

B44_L1_N

FAN_PWM 19

B44_L2_P 18

B44_L2_N

PL_KEY1

PL_LED1

PL_485_TXD1

PL_485_TXD2

PL_485_RXD2

PL_485_RXD1

PL_UART_RX

PL_UART_TX

CAM_CLK

CAM_GPIO

CAM_SCL

CAM_SDA

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE03 Connector_2

319Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE03 Connector_2

319Tuesday, May 26, 2020

Title

Size

Document Number Rev

Date: Sheet

AXU3EG开发板 Schematics

1.0

PAGE03 Connector_2

319Tuesday, May 26, 2020

AXK6A2337YG

100

102

104

106

108

110

112

114

116

118

120

101

103

105

107

109

111

113

115

117

119

121

122

AXK6A2337YG

100

102

104

106

108

110

112

114

116

118

120

101

103

105

107

109

111

113

115

117

119

121

122

C285

10uF 25V

C262

10uF 25V

C282

10uF 25V

C261

10uF 25V

C263

10uF

剩余18页未读，继续阅读

食色也

2023-07-28

这份文件是学习和使用AXU3EG开发板的不可或缺的参考资料之一。

元亨利貞

粉丝: 0
资源: 6

会员权益专享

AXU3EG开发板原理图 Zynq UltraScale+.pdf

评论5

会员权益专享

最新资源

AXU3EG开发板原理图 Zynq UltraScale+.pdf

评论5

黑金AXU3EG开发板用户手册

Xilinx Zynq UltraScale+ MPSOC XCZU4EV 核心板原理图

黑金ACU3EG核心板原理图 Zynq UltraScale+ .pdf

alinx axu3eg原理图

axu3eg 原理图库

axu3cg 开发板光盘

AxU3EG NVMe 裸机 例程

axu3eg 的vitis如何使用c++将7张bmp并使用mmap写入ddr

axu3eg 的vitis如何使用c++将7张bmp写入ddr

zynq axu5ev双系统

us516p6 开发

黑金axu5ev配套资料

axu3cg_ug pcb板

axu2cg_ai.rar

TEMPLATE+=axu

ps -axu |gerp 8443

ps -axu | grep nfs 是什么意思

ps axu |grep java |grep "server.port=${SERVER_PORT}" |grep -v grep |awk '{print $2}'什么意思

ps axu显示进程的详细信息都代表什么意思

ps -axu |grep -v grep | grep datanode | awk -F " " '{print $2}'| xargs kill -9

会员权益专享

最新资源

AxU3EG NVMe 裸机例程