没有合适的资源?快使用搜索试试~ 我知道了~
首页HW-Z7-ZC702原理图
资源详情
资源评论
资源推荐
ofSheet
Date:
Title:
Ver:
A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY
DOCUMENTATION.
INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF
CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES,
OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT
STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF
KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR
XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC,
AND/OR SPECIFICATION (THE “DOCUMENTATION”) TO YOU SOLELY FOR USE IN
THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES.
YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST,
OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING,
BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING,
OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.
XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF
THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION,
TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES
NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR
TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY
DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR
ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE
SCHEM, ROHS COMPLIANT
SCH P/N: 0381449
ASSY P/N: 0431696
PCB P/N: 1280617
DISCLAIMER
THE DOCUMENTATION.
THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS")
ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH
CAN BE VIEWED AT http://www.xilinx.com/warranty.htm. THIS LIMITED WARRANTY
DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT
IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.
ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY
APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY
DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL
RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE
("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT
THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL
SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.
DISCLAIMER:
ZC702 EVALUATION PLATFORM
ZC702 EVALUATION PLATFORM HW-Z7-ZC702
(XC7Z020-CLG484)
01
TI POWER
BF
1 48
12-3-2012_16:09
官方
ofSheet
Date:
Title:
Ver:
A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
TDO
TDI
TDO
TDI
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Switching Module
Jack
PWR
12V
Connector
QUAD SPI
Connector
SI570
VOLTAGE
XLATOR
TDI TDOTDO
U1
FPGA
TDI
JTAG Chain
TDO
3.3V
U1
SCHEM, ROHS COMPLIANT
SCH P/N: 0381449
ASSY P/N: 0431696
PCB P/N: 1280617
Connector
IIC Addressing
MECHANICALS
PCA9548
ADV7512
SUPPORTS MULTIPLE DEVICES
REFER TO BOARD BILL OF
IRONWOOD FFG1761 SOCKET
MATERIALS ON XILINX.COM
TO CONFIRM FPGA PROVIDED
XLATOR
VOLTAGE
0bxxxxx00
0bxxxxx00
IIC EEPROM
2.5V
PL
PS
Trace/Debug
ZC702 EVALUATION PLATFORM
ZC702 Block Diagram
Pages 16-19
DDR3 Components
4x256Mx8 SDRAM
Page 14
IIC RTC
Connector
Zynq-7000
LEDs, Buttons
SD Card
Page 31
FMC2 LPC
FMC1 LPC
Page 38
Page 24
Page 23
Page 22
Page 21
Page 20
Page 15
Module &
Single Ended Clock
Reset/POR pushbuttons
Page 33
Switches
Page 34
Page 32
USB UART
Page 36
ARM PJTAG
Page 35
XADC Hdr.
Hdr.
JTAG
CAN Bus
Connector
10/100/1000
Ethernet PHY
RGMII Only
Pages 26&26
Xcvr. PHY &
Connector
Page 27
& Connector
Pages 28&29
Clocks
Page 30
ConfigurableHDMI CODEC
Page 15
USB 2.0 ULPI IIC MUX
IIC EEPROM
Power Supply
Pages 39-47
VCCINT 1.00V @ 10A
VCCPINT 1.00V @ 10A
VCCAUX 1.80V @ 10A
VCCPAUX 1.80V @ 10A
41
39
40
Power Controller 1
Power Controller 2
42
VCCADJ 2.50V @ 10A
VCC1V5 1.50V @ 10A
43
44
VCCMIO_PS 1.80V @ 10A
VCCBRAM 1.00V @ 10A
Power Controller 3
45
VCC3V3 3.30V @ 10A
VCC2V5 2.50V @ 10A
46
Linear Regulator
Vref
U22
U17
U18
U19
U20
U21
47
J60
PMBus 52
PMBus 53
PMBus 54
U32
U33
U34
VTTDDR_PS 0.75V @ 3A
37
FMC1 LPC FMC2 LPC
2mm 2X7 JTAG Hdr.
2X10 PJTAG Hdr.
TDI
TDO
TDI
Digilent USB JTAG Module
U75
J2
U23
J58
Analog Switch
3-to-1
0b1110100
0b1011101
0b0111001
FMC LPC 1
FMC LPC 2
0b1010100
IIC Port Expander
0b0100001
0b1010010
PMBUS Controllers
0b1010011
0b1010100
01
BF
2 48
12-3-2012_16:09
TI POWER
VCC3V3 VCC3V3
VCC3V3
GND
VCC3V3
GND
GND
GND
GND
DIR
VCCB
B
VCCA
GND
A
GND GND
GRN
RED
ofSheet
Date:
Title:
Ver:
A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_0_R12 RSVDVCC_T8_T8
RSVDVCC_T10_T10
RSVDVCC_T7_T7
DONE_0_T12
CFGBVS_0_T13
PROGRAM_B_0_T11
INIT_B_0_T14
TDI_0_H13
TDO_0_G14
TMS_0_G12
TCK_0_G11
RSVDGND_G10_G10
VCCBATT_0_G9
VN_0_M12
VP_0_L11
VREFP_0_M11
VREFN_0_L12
DXP_0_N11
GNDADC_0_K12
VCCADC_0_K11
DXN_0_N12
XC7Z020CLG484
BANK 0
GND
VCC3V3
VCC3V3
SCHEM, ROHS COMPLIANT
SCH P/N: 0381449
ASSY P/N: 0431696
PCB P/N: 1280617
Zynq Bank 0
Zynq Bank 0
ZC702 EVALUATION PLATFORM
BF
12-3-2012_16:09
483
TI POWER
01
VCC1V8
VCC3V3
1
2
C2
0.1UF
25V
X5R
1
2
DNP
DNP
DNP
R430
1
2
5%
1/10W
0
R433
2
1
B1
TS518FE_FL35E
TS518FE_FL35E
2
1
3
200MW
40V
BAS40-04
D8
1
2
1%
1/10W
261
R279
R12 T8
T10
T7
T12
T13
T11
T14
H13
G14
G12
G11
G10
G9
M12
L11
M11
L12
N11
K12
K11
N12
U1
SOC_IRON_CL484
SOC_IRON_CL484
2
1
X5R
25V
0.1UF
C1
31
XADC_DXN
XADC_DXP
31
31
XADC_VP_R
31
XADC_VN_R
XADC_VCC
31
FPGA_DONE
3,32
FPGA_PROG_B
34
FPGA_INIT_B
3
FMC2_LPC_TDO_FPGA_TDI
24
FPGA_TMS_BUF
15
15
JTAG_TDO
FPGA_TCK_BUF
15
2
1
1%
1/10W
10.0K
R177
2
1
R2
4.7K
1/10W
5%
FPGA_VBATT
3
XADC_VREFP
31
XADC_AGND
1 2
34
DS2
LED-GRN-RED
FPGA_INIT_B3
NC
2
1
R276
261
1/10W
1%
5
6
4
1
2
3
U37
SC70_6
SN74AVC1T45
1
2
5%
1/10W
4.7K
R1
1
2
1%
1/10W
261
R277
3 FPGA_VBATT
1
32
Q1
NDS331N
460MW
2
1
R278
261
1/10W
1%
12
LED-GRN-SMT
DS3
FPGA_DONE
3,32
1
2
J5
2
1
R434
0
1/10W
5%
1
2
5%
1/10W
0
R435
2
1
R431
DNP
DNP
DNP
1
2
DNP
DNP
DNP
R432
VCC3V3
VCC3V3
ofSheet
Date:
Title:
Ver:
A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_13_Y7
VCCO_13_W4
VCCO_13_V11
VCCO_13_U8
VCCO_13_T5
VCCO_13_AB3
VCCO_13_AA10
IO_25_13_U7
IO_L24N_T3_13_W5
IO_L24P_T3_13_W6
IO_L23N_T3_13_W7
IO_L23P_T3_13_V7
IO_L22N_T3_13_U5
IO_L22P_T3_13_U6
IO_L21N_T3_DQS_13_V4
IO_L21P_T3_DQS_13_V5
IO_L20N_T3_13_U4
IO_L20P_T3_13_T4
IO_L19N_T3_VREF_13_T6
IO_L19P_T3_13_R6
IO_L18N_T2_13_AA4
IO_L18P_T2_13_Y4
IO_L17N_T2_13_AB6
IO_L17P_T2_13_AB7
IO_L16N_T2_13_AB4
IO_L16P_T2_13_AB5
IO_L15N_T2_DQS_13_AB1
IO_L15P_T2_DQS_13_AB2
IO_L14N_T2_SRCC_13_AA6
IO_L14P_T2_SRCC_13_AA7
IO_L13N_T2_MRCC_13_Y5
IO_L13P_T2_MRCC_13_Y6
IO_L12N_T1_MRCC_13_Y8
IO_L12P_T1_MRCC_13_Y9
IO_L11N_T1_SRCC_13_AA8
IO_L11P_T1_SRCC_13_AA9
IO_L10N_T1_13_Y10
IO_L10P_T1_13_Y11
IO_L9N_T1_DQS_13_AB9
IO_L9P_T1_DQS_13_AB10
IO_L8N_T1_13_AB11
IO_L8P_T1_13_AA11
IO_L7N_T1_13_AB12
IO_L7P_T1_13_AA12
IO_L6N_T0_VREF_13_U9
IO_L6P_T0_13_U10
IO_L5N_T0_13_U11
IO_L5P_T0_13_U12
IO_L4N_T0_13_W12
IO_L4P_T0_13_V12
IO_L3N_T0_DQS_13_W10
IO_L3P_T0_DQS_13_W11
IO_L2N_T0_13_W8
IO_L2P_T0_13_V8
IO_L1N_T0_13_V9
IO_L1P_T0_13_V10
IO_0_13_R7
XC7Z020CLG484
BANK 13
SCHEM, ROHS COMPLIANT
SCH P/N: 0381449
ASSY P/N: 0431696
PCB P/N: 1280617
Zynq Bank 13
Zynq Bank 13
ZC702 EVALUATION PLATFORM
01
TI POWER
4 48
12-3-2012_16:09
BF
Y7
W4
V11
U8
T5
AB3
AA10
U7
W5
W6
W7
V7
U5
U6
V4
V5
U4
T4
T6
R6
AA4
Y4
AB6
AB7
AB4
AB5
AB1
AB2
AA6
AA7
Y5
Y6
Y8
Y9
AA8
AA9
Y10
Y11
AB9
AB10
AB11
AA11
AB12
AA12
U9
U10
U11
U12
W12
V12
W10
W11
W8
V8
V9
V10
R7
U1
SOC_IRON_CL484
SOC_IRON_CL484
24
FMC2_LPC_LA18_CC_P
24
FMC2_LPC_LA33_N
24
FMC2_LPC_LA18_CC_N
24
FMC2_LPC_CLK1_M2C_P
USRCLK_N
30
PMOD2_1_LS
34
2
1
R94
22
1/10W
1%
35
PL_PJTAG_TCK
PL_PJTAG_TDI
35
PL_PJTAG_TMS
35
IIC_SDA_MAIN_LS
32
IIC_SCL_MAIN_LS
32
24
FMC2_LPC_LA24_P
24
FMC2_LPC_LA21_N
24
FMC2_LPC_LA24_N
VADJ
35
PL_PJTAG_TDO
24
FMC2_LPC_LA23_P
24
FMC2_LPC_LA23_N
24
FMC2_LPC_LA26_P
24
FMC2_LPC_LA26_N
24
FMC2_LPC_LA22_P
24
FMC2_LPC_LA22_N
24
FMC2_LPC_LA25_P
24
FMC2_LPC_LA25_N
24
FMC2_LPC_LA29_P
24
FMC2_LPC_LA29_N
24
FMC2_LPC_LA31_P
24
FMC2_LPC_LA31_N
24
FMC2_LPC_LA33_P
USRCLK_P
30
24
FMC2_LPC_CLK1_M2C_N
24
FMC2_LPC_LA17_CC_P
24
FMC2_LPC_LA17_CC_N
24
FMC2_LPC_LA27_P
24
FMC2_LPC_LA27_N
24
FMC2_LPC_LA28_P
FMC2_LPC_LA28_N
24
24
FMC2_LPC_LA30_P
24
FMC2_LPC_LA30_N
24
FMC2_LPC_LA32_P
24
FMC2_LPC_LA32_N
24
FMC2_LPC_LA19_P
24
FMC2_LPC_LA19_N
24
FMC2_LPC_LA20_P
24
FMC2_LPC_LA20_N
24
FMC2_LPC_LA21_P
PMOD2_0_LS
34
GPIO_DIP_SW1
34
34
GPIO_DIP_SW0
35
PMOD1_3_LS
IIC_RTC_IRQ_1_B
33
PL_PJTAG_TDO_R
ofSheet
Date:
Title:
Ver:
A
B
C
D
1234
D
C
B
A
4 3 2 1
Sheet Size: B Rev:
Drawn By
VCCO_33_Y17
VCCO_33_W14
VCCO_33_V21
VCCO_33_U18
VCCO_33_AB13
VCCO_33_AA20
IO_25_33_U14
IO_L24N_T3_33_AB15
IO_L24P_T3_33_AB14
IO_L23N_T3_33_AA13
IO_L23P_T3_33_Y13
IO_L22N_T3_33_AA14
IO_L22P_T3_33_Y14
IO_L21N_T3_DQS_33_Y15
IO_L21P_T3_DQS_33_W15
IO_L20N_T3_33_W13
IO_L20P_T3_33_V13
IO_L19N_T3_VREF_33_V15
IO_L19P_T3_33_V14
IO_L18N_T2_33_AB16
IO_L18P_T2_33_AA16
IO_L17N_T2_33_AB17
IO_L17P_T2_33_AA17
IO_L16N_T2_33_V17
IO_L16P_T2_33_U17
IO_L15N_T2_DQS_33_U16
IO_L15P_T2_DQS_33_U15
IO_L14N_T2_SRCC_33_Y16
IO_L14P_T2_SRCC_33_W16
IO_L13N_T2_MRCC_33_W18
IO_L13P_T2_MRCC_33_W17
IO_L12N_T1_MRCC_33_AA18
IO_L12P_T1_MRCC_33_Y18
IO_L11N_T1_SRCC_33_AA19
IO_L11P_T1_SRCC_33_Y19
IO_L10N_T1_33_AB20
IO_L10P_T1_33_AB19
IO_L9N_T1_DQS_33_Y21
IO_L9P_T1_DQS_33_Y20
IO_L8N_T1_33_AB21
IO_L8P_T1_33_AA21
IO_L7N_T1_33_AB22
IO_L7P_T1_33_AA22
IO_L6N_T0_VREF_33_V19
IO_L6P_T0_33_V18
IO_L5N_T0_33_V20
IO_L5P_T0_33_U20
IO_L4N_T0_33_W21
IO_L4P_T0_33_W20
IO_L3N_T0_DQS_33_W22
IO_L3P_T0_DQS_33_V22
IO_L2N_T0_33_U22
IO_L2P_T0_33_T22
IO_L1N_T0_33_U21
IO_L1P_T0_33_T21
IO_0_33_U19
XC7Z020CLG484
BANK 33
SCHEM, ROHS COMPLIANT
SCH P/N: 0381449
ASSY P/N: 0431696
PCB P/N: 1280617
ZC702 EVALUATION PLATFORM
Zynq Bank 33
Zynq Bank 33
BF
12-3-2012_16:09
485
TI POWER
01
Y17
W14
V21
U18
AB13
AA20
U14
AB15
AB14
AA13
Y13
AA14
Y14
Y15
W15
W13
V13
V15
V14
AB16
AA16
AB17
AA17
V17
U17
U16
U15
Y16
W16
W18
W17
AA18
Y18
AA19
Y19
AB20
AB19
Y21
Y20
AB21
AA21
AB22
AA22
V19
V18
V20
U20
W21
W20
W22
V22
U22
T22
U21
T21
U19
U1
SOC_IRON_CL484
SOC_IRON_CL484
HDMI_INT
28
24
FMC2_LPC_LA16_N
24
FMC2_LPC_LA10_N
24
FMC2_LPC_LA05_P
35
PMOD1_2_LS
HDMI_R_D10
29
24
FMC2_LPC_LA13_N
24
FMC2_LPC_LA13_P
24
FMC2_LPC_LA14_N
24
FMC2_LPC_LA14_P
FMC2_LPC_LA07_N
24
FMC2_LPC_LA07_P
24
24
FMC2_LPC_CLK0_M2C_N
24
FMC2_LPC_LA00_CC_N
24
FMC2_LPC_LA00_CC_P
FMC2_LPC_LA01_CC_N
24
24
FMC2_LPC_LA01_CC_P
24
FMC2_LPC_CLK0_M2C_P
24
FMC2_LPC_LA16_P
24
FMC2_LPC_LA15_N
24
FMC2_LPC_LA15_P
24
FMC2_LPC_LA11_N
24
FMC2_LPC_LA11_P
24
FMC2_LPC_LA12_N
24
FMC2_LPC_LA12_P
24
FMC2_LPC_LA10_P
24
FMC2_LPC_LA05_N
24
FMC2_LPC_LA09_N
24
FMC2_LPC_LA09_P
24
FMC2_LPC_LA06_N
FMC2_LPC_LA06_P
24
24
FMC2_LPC_LA04_N
24
FMC2_LPC_LA04_P
24
FMC2_LPC_LA02_N
24
FMC2_LPC_LA02_P
24
FMC2_LPC_LA08_N
24
FMC2_LPC_LA08_P
24
FMC2_LPC_LA03_N
24
FMC2_LPC_LA03_P
HDMI_R_D12
29
HDMI_R_D9
29
HDMI_R_D8
29
HDMI_R_D7
29
HDMI_R_D6
29
HDMI_R_D5
29
HDMI_R_D4
29
HDMI_R_D3
29
HDMI_R_D2
29
HDMI_R_D1
29
HDMI_R_D0
29
VADJ
剩余47页未读,继续阅读
闪宝宝真可爱
- 粉丝: 1
- 资源: 11
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- RTL8188FU-Linux-v5.7.4.2-36687.20200602.tar(20765).gz
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
- SPC统计方法基础知识.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0