FPGA部分动态重配置实例教程

动态重配置

1星需积分: 50 154 浏览量更新于2023-05-22 3 收藏 1.1MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源推荐

Partial Reconfiguration

Tutorial

PlanAhead Design Tool

UG743 (v14.5) April 25, 2013

This tutorial document was last validated using the following software version: ISE Design Suite 14.5This tutorial document was last validated using the following software version: ISE Design Suite 14.5This tutorial document was last validated using the following software version: ISE Design Suite 14.5This tutorial document was last validated using the following software version: ISE Design Suite 14.5

If using a later software version, there may be minor differences between the images and results shown inIf using a later software version, there may be minor differences between the images and results shown inIf using a later software version, there may be minor differences between the images and results shown inIf using a later software version, there may be minor differences between the images and results shown in

this document with what you will see in the Design Suite.this document with what you will see in the Design Suite.this document with what you will see in the Design Suite.this document with what you will see in the Design Suite.

Partial Reconfiguration Tutorial www.xilinx.com 2

UG743 (v14.5) April 25, 2013

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the

maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS

ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF

MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether

in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related

to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,

incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a

result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of

the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates

to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without

prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at

http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by

Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you

assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their

respective owners.

Revision History

Date

Version

Revision

04/25/2013

14.5

Validated with Release.

Partial Reconfiguration Tutorial www.xilinx.com 3

UG743 (v14.5) April 25, 2013

Table of Contents

Revision History........................................................................................................................................................... 2

Table of Contents ............................................................................................................................................................ 3

Partial Reconfiguration in PlanAhead ...................................................................................................................... 5

Tutorial Design Description .................................................................................................................................... 5

Project Directory and HDL Design Structure.................................................................................................... 6

Software Tools Flow .................................................................................................................................................. 7

Software Requirements ............................................................................................................................................ 8

Hardware Requirements .......................................................................................................................................... 8

Preparing the Tutorial Design Files ...................................................................................................................... 8

Lab 1: Partial Reconfiguration in PlanAhead ........................................................................................................ 9

Step 1: Synthesizing Netlists from HDL Source (Optional) ......................................................................... 9

Running the Tcl Scripts to Synthesize All Modules ................................................................................... 9

Step 2: Creating a Project ..................................................................................................................................... 10

Step 3: Creating Reconfigurable Partitions and Adding Reconfigurable Modules ........................ 12

Creating a Reconfigurable Partition for U1_RP_Bram ........................................................................... 12

Creating a Reconfigurable Partition for U2_RP_Count ......................................................................... 14

Step 4: Adding Additional Reconfigurable Modules ................................................................................. 15

Adding a Reconfigurable Module to U1_RP_Bram ................................................................................ 15

Adding a Reconfigurable Module to U2_RP_Count ............................................................................... 16

Changing the Active Reconfigurable Module .......................................................................................... 17

Primitives Associated with Reconfigurable Modules ............................................................................ 17

Step 5: Adding Black Box Modules (Optional) ............................................................................................. 18

Adding a Black Box Module to U2_RP_Count .......................................................................................... 18

Step 6: Floorplanning Reconfigurable Partitions ......................................................................................... 20

Creating the AREA_GROUP Range for pblock_U1_RP_Bram .............................................................. 20

Creating an AREA_GROUP Range for pblock_U2_RP_Count .............................................................. 22

Send Feedback

Partial Reconfiguration Tutorial www.xilinx.com 5

UG743 (v14.5) April 25, 2013

Partial Reconfiguration in PlanAhead

This tutorial demonstrates how to create a simple partial reconfiguration (PR) design from

Hardware Description Language (HDL) synthesis through BIT file generation and download.

Xilinx® software tools are used to implement and analyze the design through the PlanAhead™

software. Other tools, such as CORE Generator™ and ChipScope™ Pro, can be used with a partial

reconfiguration design, but are not described in this tutorial.

To benefit from this tutorial, you must be familiar with partial reconfiguration, and have

experience implementing an FPGA design with Xilinx software.

This tutorial covers only a subset of the features in the PlanAhead tool. Additional features are

covered in other tutorials.

After completing this tutorial, you will be able to set up, run, and manage a partial

reconfiguration project using the PlanAhead tool. Specifically, you will learn how to:

 Create a reconfigurable partition (RP).

 Add a reconfigurable module (RM).

 Define Pblock ranges for the reconfigurable partitions.

 Run pr-specific DRC checks.

 Create and implement configurations.

 Verify configuration and generate bit files.

Tutorial Design Description

The FPGA design in this tutorial is targeted to the Virtex®-6 FPGA ML605 Evaluation Board. The

design targets a Virtex-6 xc6vlx240tff1156-1 device. The FPGA device drives the LEDs in

particular sequences depending on which reconfigurable modules are loaded.

The tutorial design contains two reconfigurable partitions:

 One reconfigurable partition contains embedded block RAM.

Reconfiguring the block RAM module with different block RAM data changes the LED

sequence of the eight GPIO LEDs.

 One reconfigurable partition contains just general fabric (Slice) logic.

Reconfiguring this module with different state machine transitions changes the direction

that the four LEDs rotate, either clockwise or counterclockwise.

Send Feedback

剩余41页未读，继续阅读

FPGA_随风

粉丝: 7
资源: 35

会员权益专享

FPGA部分动态重配置实例教程

多片FPGA动态加载方案实现.pdf

动态部分可重构FPGA的PR区域布局规划和精细布置

使用PlanAhead进行FPGA部分动态重配设计

如何实现fpga重配置操作

fpga的多重配置代码

fpga部分动态重构vivado

如何实现fpga动态配置

vivado 部分重配置

FPGA通过PCIE实现动态加载

基于cyclone iv可重配置(pll_reconfig)模块的使用指南

野火fpga教程 pdf

举一个FPGA开发竞争冒险的实例

FPGA的配置config

FPGA配置电路的作用

正点原子和野火fpga教程

fpga交通灯引脚配置

fpga 数码管动态显示

fpga数码管动态显示

fpga dac spi配置

xilinx ise最全license(含常见ip及软件,包括部分重配置pr)

会员权益专享

最新资源