没有合适的资源?快使用搜索试试~ 我知道了~
首页SystermVerilog语言标准
资源详情
资源评论
资源推荐
IEEE Std 1800
™
-2005
IEEE Standard for SystemVerilog—
Unified Hardware Design, Specification,
and Verification Language
I E E E
3 Park Avenue
New York, NY 10016-5997, USA
22 November 2005
IEEE Computer Society
Sponsored by the
Design Automation Standards Committee
and the
IEEE Standards Association Corporate Advisory Group
Authorized licensed use limited to: Analog Devices' TMIS. Downloaded on August 18,2010 at 06:27:31 UTC from IEEE Xplore. Restrictions apply.
Authorized licensed use limited to: Analog Devices' TMIS. Downloaded on August 18,2010 at 06:27:31 UTC from IEEE Xplore. Restrictions apply.
The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA
Copyright © 2005 by the Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 22 November 2005. Printed in the United States of America.
IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics
Engineers, Incorporated.
Verilog is a registered trademark of Cadence Design Systems, Inc.
CD-ROM ISBN 0-7381-4810-5 SE95376
PDF: ISBN 0-7381-4811-3 SS95376
No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior
written permission of the publisher.
IEEE Std 1800
™
-2005
IEEE Standard for SystemVerilog—
Unified Hardware Design, Specification,
and Verification Language
Sponsor
Design Automation Standards Committee
of the
IEEE
Computer Society
and the
IEEE Standards Association Corporate Advisory Group
Approved 8 November 2005
IEEE-SA Standards Board
Abstract: This standard provides a set of extensions to the IEEE 1364™ Verilog
®
hardware
description language (HDL) to aid in the creation and verification of abstract architectural level
models. It also includes design specification methods, embedded assertions language, testbench
language including coverage and an assertions application programming interface (API), and a
direct programming interface (DPI). This standard enables a productivity boost in design and
validation and covers design, simulation, validation, and formal assertion-based verification flows.
Keywords: assertions, design automation, design verification, hardware description language,
HDL, PLI, programming language interface, SystemVerilog, Verilog, Verilog programming
interface, VPI
Authorized licensed use limited to: Analog Devices' TMIS. Downloaded on August 18,2010 at 06:27:31 UTC from IEEE Xplore. Restrictions apply.
IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating
Committees of the IEEE Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards
through a consensus development process, approved by the American National Standards Institute, which brings
together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not
necessarily members of the Institute and serve without compensation. While the IEEE administers the process
and establishes rules to promote fairness in the consensus development process, the IEEE does not independently
evaluate, test, or verify the accuracy of any of the information contained in its standards.
Use of an IEEE Standard is wholly voluntary. The IEEE disclaims liability for any personal injury, property or
other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or
indirectly resulting from the publication, use of, or reliance upon this, or any other IEEE Standard document.
The IEEE does not warrant or represent the accuracy or content of the material contained herein, and expressly
disclaims any express or implied warranty, including any implied warranty of merchantability or fitness for a spe-
cific purpose, or that the use of the material contained herein is free from patent infringement. IEEE Standards
documents are supplied “AS IS.”
The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure,
purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the
viewpoint expressed at the time a standard is approved and issued is subject to change brought about through
developments in the state of the art and comments received from users of the standard. Every IEEE Standard is
subjected to review at least every five years for revision or reaffirmation. When a document is more than five
years old and has not been reaffirmed, it is reasonable to conclude that its contents, although still of some value,
do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the
latest edition of any IEEE Standard.
In publishing and making this document available, the IEEE is not suggesting or rendering professional or other
services for, or on behalf of, any person or entity. Nor is the IEEE undertaking to perform any duty owed by any
other person or entity to another. Any person utilizing this, and any other IEEE Standards document, should rely
upon the advice of a competent professional in determining the exercise of reasonable care in any given
circumstances.
Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to
specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate
action to prepare appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is
important to ensure that any interpretation has also received the concurrence of a balance of interests. For this
reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an
instant response to interpretation requests except in those cases where the matter has previously received formal
consideration. At lectures, symposia, seminars, or educational courses, an individual presenting information on
IEEE standards shall make it clear that his or her views should be considered the personal views of that individual
rather than the formal position, explanation, or interpretation of the IEEE.
Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affil-
iation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text,
together with appropriate supporting comments. Comments on standards and requests for interpretations should
be addressed to:
Secretary, IEEE-SA Standards Board
445 Hoes Lane
Piscataway, NJ 08854
USA
Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Insti-
tute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance
Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service,
222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any indi-
vidual standard for educational classroom use can also be obtained through the Copyright Clearance Center.
NOTE−Attention is called to the possibility that implementation of this standard may require use of subject
matter covered by patent rights. By publication of this standard, no position is taken with respect to the
existence or validity of any patent rights in connection therewith. The IEEE shall not be responsible for
identifying patents for which a license may be required by an IEEE standard or for conducting inquiries into the
legal validity or scope of those patents that are brought to its attention.
Authorized licensed use limited to: Analog Devices' TMIS. Downloaded on August 18,2010 at 06:27:31 UTC from IEEE Xplore. Restrictions apply.
Copyright © 2005 IEEE. All rights reserved. iii
Introduction
The purpose of this standard is to provide the electronic design automation (EDA), semiconductor, and sys-
tem design communities with a well-defined and official IEEE unified hardware design, specification, and
verification standard language. The language is designed to coexist and enhance the hardware description
languages (HDLs) presently used by designers while providing the capabilities lacking in those languages.
SystemVerilog is a unified hardware design, specification, and verification language that is based on the
Accellera SystemVerilog 3.1a extensions to the Verilog HDL [B1]
a
, published in 2004. Accellera is a con-
sortium of EDA, semiconductor, and system companies. IEEE Std 1800 enables a productivity boost in
design and validation and covers design, simulation, validation, and formal assertion-based verification
flows.
SystemVerilog enables the use of a unified language for abstract and detailed specification of the design,
specification of assertions, coverage, and testbench verification that is based on manual or automatic meth-
odologies. SystemVerilog offers application programming interfaces (APIs) for coverage and assertions, a
vendor-independent API to access proprietary waveform file formats, and a direct programming interface
(DPI) to access proprietary functionality. SystemVerilog offers methods that allow designers to continue to
use present design languages when necessary to leverage existing designs and intellectual property. This
standardization project will provide the VLSI design engineers with a well-defined IEEE standard that meets
their requirements in design and validation and enables a step function increase in their productivity. This
standardization project will also provide the EDA industry with a standard to which they can adhere and
which they can support in order to deliver their solutions in this area.
Notice to users
Errata
Errata, if any, for this and all other standards can be accessed at the following URL: http://stan-
dards.ieee.org/reading/ieee/updates/errata/index.html. Users are encouraged to check this URL for errata
periodically.
Interpretations
Current interpretations can be accessed at the following URL: http://standards.ieee.org/reading/ieee/interp/
index.html.
Patents
Attention is called to the possibility that implementation of this standard may require use of subject matter
covered by patent rights. By publication of this standard, no position is taken with respect to the existence or
validity of any patent rights in connection therewith. The IEEE shall not be responsible for identifying
patents or patent applications for which a license may be required to implement an IEEE standard or for
conducting inquiries into the legal validity or scope of those patents that are brought to its attention.
a
The numbers in brackets correspond to the numbers in the bibliography in Annex K.
This introduction is not a part of IEEE Std 1800-2005, IEEE Standard for SystemVerilog: Unified Hardware
Design, Specification, and Verification Language.
Authorized licensed use limited to: Analog Devices' TMIS. Downloaded on August 18,2010 at 06:27:31 UTC from IEEE Xplore. Restrictions apply.
剩余663页未读,继续阅读
qq_24678703
- 粉丝: 0
- 资源: 2
上传资源 快速赚钱
- 我的内容管理 收起
- 我的资源 快来上传第一个资源
- 我的收益 登录查看自己的收益
- 我的积分 登录查看自己的积分
- 我的C币 登录后查看C币余额
- 我的收藏
- 我的下载
- 下载帮助
会员权益专享
最新资源
- RTL8188FU-Linux-v5.7.4.2-36687.20200602.tar(20765).gz
- c++校园超市商品信息管理系统课程设计说明书(含源代码) (2).pdf
- 建筑供配电系统相关课件.pptx
- 企业管理规章制度及管理模式.doc
- vb打开摄像头.doc
- 云计算-可信计算中认证协议改进方案.pdf
- [详细完整版]单片机编程4.ppt
- c语言常用算法.pdf
- c++经典程序代码大全.pdf
- 单片机数字时钟资料.doc
- 11项目管理前沿1.0.pptx
- 基于ssm的“魅力”繁峙宣传网站的设计与实现论文.doc
- 智慧交通综合解决方案.pptx
- 建筑防潮设计-PowerPointPresentati.pptx
- SPC统计过程控制程序.pptx
- SPC统计方法基础知识.pptx
资源上传下载、课程学习等过程中有任何疑问或建议,欢迎提出宝贵意见哦~我们会及时处理!
点击此处反馈
安全验证
文档复制为VIP权益,开通VIP直接复制
信息提交成功
评论0