V6 fpga LVDS传输 - CSDN文库

5星 · 超过95%的资源需积分: 34 144 浏览量更新于2023-06-22 收藏 1.3MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

资源详情

资源推荐

XAPP881 (v1.0.1) July 25, 2010 www.xilinx.com 1

© Copyright 2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other

countries. All other trademarks are the property of their respective owners.

Summary The Virtex®-6 FPGA SelectIO™ technology can perform 4X asynchronous oversampling at

1.25 Gb/s. The oversampling is accomplished using the ISERDESE1 primitive through the

mixed-mode clock manager (MMCM) dedicated performance path. The ISERDESE1 is located

in the SelectIO logic block and contains four phases of dedicated flip-flops used for sampling.

The MMCM is an advanced PLL that has the capability to provide a phase-shifted clock on a

low-jitter performance path.

The output of the ISERDESE1 is then sorted using a data recovery unit (DRU). The DRU used

in this application note is based on a voter system that compares the outputs and selects the

best data sample.

Asynchronous

Oversampling

Overview

The most common way of sending data from one device to another is to send synchronized

clock and data together. This approach is known as source-synchronous data. When data is

sent without a clock, it is known as asynchronous data.

An asynchronous data capture scheme is the focus of this application note. The method used

consists of oversampling the data with a clock of similar frequency (±100 ppm). This

oversampling technique involves taking multiple samples of the data at different clock phases to

get a sample of the data at the most ideal point. Figure 1 is a basic diagram of 4X

asynchronous oversampling.

Application Note: Virtex-6 FPGAs

XAPP881 (v1.0.1) July 25, 2010

Virtex-6 FPGA LVDS 4X Asynchronous

Oversampling at 1.25 Gb/s

Authors: Catalin Baetoniu and Brandon Day

X-Ref Target - Figure 1

Figure 1: Basic Architecture and Conceptual View of 4X Oversampling

125 MHz ±100 ppm

125 MHz ±100 ppm

625 MHz

8

x881_01_062410

Data at 1.25 Gb/s

Transmitter

Capture

Clock

Multiplier

Data

Recovery

剩余12页未读，继续阅读

hit0001

粉丝: 0
资源: 1

会员权益专享

图片转文字

全年可省5，000元立即开通

最新资源

资源上传下载、课程学习等过程中有任何疑问或建议，欢迎提出宝贵意见哦~我们会及时处理！点击此处反馈