![](https://csdnimg.cn/release/download_crawler_static/85331518/bg4.jpg)
SN54HC74, SN74HC74
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCLS094D – DECEMBER 1982 – REVISED JULY 2003
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted)
T
A
= 25°C SN54HC74 SN74HC74
CC
MIN MAX MIN MAX MIN MAX
2 V 6 4.2 5
f
clock
Clock frequency
4.5 V
31 21 25
MHz
6 V 0 36 0 25 0 29
2 V 100 150 125
PRE or CLR low
4.5 V 20 30 25
6 V 17 25 21
w
2 V 80 120 100
CLK high or low
4.5 V 16 24 20
6 V 14 20 17
2 V 100 150 125
Data
4.5 V 20 30 25
p
6 V 17 25 21
su
2 V 25 40 30
PRE or CLR inactive
4.5 V 5 8 6
6 V 4 7 5
2 V 0 0 0
t
h
Hold time, data after CLK
4.5 V 0 0 0
ns
6 V 0 0 0
switching characteristics over recommended operating free-air temperature range, C
L
= 50 pF
(unless otherwise noted) (see Figure 1)
FROM TO
T
A
= 25°C SN54HC74 SN74HC74
(INPUT) (OUTPUT)
CC
MIN TYP MAX MIN MAX MIN MAX
2 V 6 10 4.2 5
f
max
4.5 V 31 50 21 25
MHz
6 V 36 60 25 29
2 V 70 230 345 290
PRE or CLR Q or Q
4.5 V 20 46 69 58
6 V 15 39 59 49
pd
2 V 70 175 250 220
CLK Q or Q
4.5 V 20 35 50 44
6 V 15 30 42 37
2 V 28 75 110 95
t
t
Q or Q
4.5 V 8 15 22 19
ns
6 V 6 13 19 16
operating characteristics, T
A
= 25°C
PARAMETER TEST CONDITIONS TYP UNIT
C
pd
Power dissipation capacitance per flip-flop No load 35 pF