CYUSB3014：SuperSpeed USB Controller技术详解

4星 · 超过85%的资源需积分: 9 120 浏览量更新于2024-07-24 收藏 710KB PDF 举报

"CYUSB3014是 Cypress Semiconductor Corporation 生产的一款高性能USB控制器，它集成了USB 3.0和USB 2.0的外设功能，兼容USB 3.0规范1.0版，提供5-Gbps的USB 3.0 PHY，符合PIPE3.0标准。此外，该芯片还支持高速On-The-Go (HS-OTG) 主机和外设，符合OTG补充版2.0。" CYUSB3014的主要特性包括： 1. **USB集成**：这款控制器不仅支持USB 3.0，还兼容USB 2.0，可以处理高达5 Gbps的数据传输速度，这得益于其符合PIPE3.0标准的USB 3.0 PHY。同时，它支持HS-OTG功能，允许设备在主机和外设角色之间灵活切换。 2. **通用可编程接口（GPIF™II）**：GPIF II 是一种可编程的100 MHz 接口，可以连接各种外部设备。它可以配置为8/16/32位数据总线，并且最多支持16个可配置的控制信号，提供了极大的灵活性。 3. **全功能32位CPU**：内置了一个基于ARM926EJ架构的32位CPU，运行频率可达200 MHz，配备512 KB的嵌入式SRAM，使得CYUSB3014能够执行复杂的计算任务和控制逻辑。 4. **额外的外围接口**：除了USB功能，CYUSB3014还集成了多种其他通信接口，如： - **I2C主控制器**：最高支持1 MHz的速度，用于与其他I2C设备通信。 - **I2S主发射器**：支持32 kHz、44.1 kHz和48 kHz的采样频率，适用于音频应用。 - **UART**：最高可达4 Mbps，用于串行通信。 - **SPI主控制器**：最大工作频率为33 MHz，可用于与SPI设备交互。 5. **可选择的时钟输入频率**：用户可以根据系统需求选择不同的时钟输入频率，以优化性能和功耗。 6. **电池充电和配件充电适配器（ACA）检测**：支持电池充电规格1.1以及配件充电适配器检测，使得该芯片适合于移动设备和充电解决方案。 CYUSB3014是一款高度集成的USB控制器，具备强大的接口能力，适用于需要高速数据传输和多样化外设连接的嵌入式系统设计。无论是开发USB设备、音频应用、智能硬件还是其他需要高效能USB处理的项目，CYUSB3014都是一个理想的选择。

CYUSB3014

Document Number 001-52136 Rev. *J Page 7 of 39

JTAG Interface

EZ-USB FX3’s JTAG interface provides a standard five-pin

interface for connecting to a JTAG debugger to debug firmware

through the CPU-core's on-chip-debug circuitry.

Industry standard debugging tools for the ARM926EJ-S core can

be used for EZ-USB FX3 application development.

Other Interfaces

EZ-USB FX3 supports the following serial peripherals:

■ UART

■ I

■ SPI

The SPI, UART and I

S interfaces are multiplexed on the Serial

Peripheral port.

The Pin List on page 32 shows details of how these interfaces

are multiplexed.

UART Interface

The UART interface of EZ-USB FX3 supports full duplex

communication. It includes the signals noted in Table 1.

The UART is capable of generating a range of baud rates from

300 bps to 4608 Kbps selectable by the firmware.

C Interface

EZ-USB FX3 has an I

C interface compatible with the I

C Bus

Specification Revision 3. EZ-USB FX3’s I

C interface is capable

of operating as I

C Master only, hence may be used to

communicate with other I

C slave devices. For example,

EZ-USB FX3 may boot from an EEPROM connected to the I

interface, as a selectable boot option.

EZ-USB FX3’s I

C Master Controller also supports Multi-master

mode functionality.

The power supply for the I

C interface is VIO5, which is a

separate power domain from the other serial peripherals. This is

to allow the I

C interface the flexibility to operate at a different

voltage than the other serial interfaces.

The bus frequencies supported by the I

C controller are 100 kHz,

400 kHz, and 1 MHz. When VIO5 is 1.2V, the maximum

operating frequency supported is 100 kHz. When VIO5 is 1.8 V,

2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz

and 1 MHz.

Both SCL and SDA signals of the I

C interface require external

pull-up resistors. The pull-up resistors must be connected to

VIO5.

S Interface

EZ-USB FX3 has an I

S port to support external audio codec

devices. EZ-USB FX3 functions as I

S Master as transmitter

only. The I

S interface consists of four signals: clock line

(I2S_CLK), serial data line (I2S_SD), word select line (I2S_WS),

and master system clock (I2S_MCLK). EZ-USB FX3 can

generate the system clock as an output on I2S_MCLK or accept

an external system clock input on I2S_MCLK.

The sampling frequencies supported by the I

S interface are

32 kHz, 44.1 kHz, and 48 kHz.

SPI Interface

EZ-USB FX3 supports an SPI Master interface on the Serial

Peripherals port.The maximum frequency of operation is

33 MHz.

The SPI controller supports four modes of SPI communication

with Start-Stop clock. The SPI controller is a single master

controller with a single automated SSN control. It supports

transaction sizes from 4-bit to 32 bits long.

Boot Options

EZ-USB FX3 can load boot images from various sources,

selected by the configuration of the PMODE pins. The boot

options for EZ-USB FX3 are listed as follows:

■ Boot from USB

■ Boot from I

■ Boot from SPI (SPI devices supported are M25P16 (16 Mbit),

M25P80 (8 Mbit), and M25P40 (4 Mbit)) or their equivalents

■ Boot from GPIF II ASync ADMUX mode

■ Boot from GPIF II Sync ADMUX mode

■ Boot from GPIF II ASync SRAM mode

Table 1. UART Interface Signals

Signal Description

TX Output signal

RX Input signal

CTS Flow control

RTS Flow control

Table 2. Booting Options for EZ-USB FX3

PMODE[2:0]

[2]

Boot From

F00 Sync ADMUX (16-bit)

F01 Async ADMUX (16-bit)

F11 USB boot

F0F Async SRAM (16-bit)

F1F I

C, On Failure, USB Boot is Enabled

1FF I

C only

0F1 SPI, On Failure, USB Boot is Enabled

Note

2. F indicates Floating.

CYUSB3014

Document Number 001-52136 Rev. *J Page 8 of 39

Reset

Hard Reset

A hard reset is initiated by asserting the Reset# pin on EZ-USB

FX3. The specific reset sequence and timing requirements are

detailed in Figure 17 and Table 15.

Soft Reset

Soft Reset involves the processor setting the appropriate bits in

the PP_INIT control register. There are two types of Soft Reset:

■ CPU Reset – The CPU Program Counter is reset. Firmware

does not need to be reloaded following a CPU Reset.

■ Whole Device Reset – This reset is identical to Hard Reset.

The firmware must be reloaded following a Whole Device

Reset.

Clocking

EZ-USB FX3 allows either a crystal to be connected between the

XTALIN and XTALOUT pins or an external clock to be connected

at the CLKIN pin.

Crystal frequency supported is 19.2 MHz, while the external

clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.

EZ-USB FX3 has an on-chip oscillator circuit that uses an

external 19.2 MHz (±100 ppm) crystal (when the crystal option is

used). The FSLC[2:0] pins must be configured appropriately to

select the crystal option/clock frequency option. The configu-

ration options are shown in Table 3.

Clock inputs to EZ-USB FX3 must meet the phase noise and

jitter requirements specified in Table 4.

The input clock frequency is independent of the clock/data rate

of EZ-USB FX3 core or any of the device interfaces (including

P-Port and S-Port). The internal PLL applies the appropriate

clock multiply option depending on the input frequency.

32-kHz Watchdog Timer Clock Input

EZ-USB FX3 includes a watchdog timer. The watchdog timer can

be used to interrupt the ARM926EJ-S core, auto wakeup

EZ-USB FX3 in Standby mode and reset the ARM926EJ-S core.

The watch dog timer runs off a 32 kHz clock. This 32 kHz clock

may optionally be supplied from an external source on a

dedicated pin of EZ-USB FX3.

The watchdog timer can be disabled by firmware.

Requirements for the optional 32 kHZ clock input are listed in

Table 5.

Table 3. Crystal/Clock Frequency Selection

FSLC[2] FSLC[1] FSLC[0] Crystal/ Clock Frequency

0 0 0 19.2 MHz crystal

1 0 0 19.2 MHz input CLK

1 0 1 26 MHz input CLK

1 1 0 38.4 MHz input CLK

1 1 1 52 MHz input CLK

Table 4. Input Clock Specifications for EZ-USB FX3

Parameter Description

Specification

Units

Min Max

Phase noise 100 Hz Offset – –75 dB

1 kHz Offset – –104 dB

10 kHz Offset – –120 dB

100 kHz Offset – –128 dB

1 MHz Offset – –130 dB

Maximum frequency deviation – 150 ppm

Duty cycle 30 70 %

Overshoot – 3 %

Undershoot – –3 %

Rise time/fall time – 3 ns

Table 5. 32 kHz Clock Input Requirements

Parameter Min Max Units

Duty cycle 40 60 %

Frequency deviation – ±200 ppm

Rise time/fall time – 3 ns

剩余38页未读，继续阅读

u011087372

粉丝: 0
资源: 3

CYUSB3014：SuperSpeed USB Controller技术详解

Cypress_CYUSB3014_KIT开发套件光盘资料Part2.zip

Cypress CyUSB3014 FX3设计

cyusb3014开发板入门记录

CYUSB3014中文资料

picture_ADJ_2.rar_cyusb3014_cyusb3014 图像

cyusb3014相关中文资料

fx3 资料 cyusb3014

USB3.0 CYUSB3014开发板资料，含原理图，软件手册，开发代码说明等

CYUSB3014.zip

CYUSB3014.pdf

最新资源