ARM Cortex-A 系列 ARMv8-A 架构程序员指南

arm

需积分: 15 148 浏览量更新于2024-07-15 收藏 4.03MB PDF 举报

身份认证购VIP最低享 7 折!

领优惠券(最高得80元）

"ARM v8 PG 干货！！！官网下了很久的资源兄弟们不要太感动好东西一起分享" 本文档是ARM Cortex-A系列针对ARM v8-A架构的程序员指南，版本为1.0，由ARM公司于2015年发布。这份文档详细阐述了ARMv8-A架构的关键特性、编程模型以及指令集，对于理解并开发基于该架构的系统具有重要意义。 ARMv8-A架构是ARM公司的64位处理器架构，它扩展了之前32位的ARMv7架构，引入了对64位计算的支持，同时保持了向后兼容性，可以运行32位ARM和 Thumb 指令集的应用程序。这个架构的设计目标是满足高性能计算、服务器、移动设备和嵌入式系统的需要。在ARMv8-A架构中，主要的改进包括： 1. **64位寻址能力**：支持更大的内存空间，这对于大数据处理和高性能计算应用至关重要。 2. **Aarch64和Aarch32状态**：引入了两种执行状态，Aarch64是64位模式，Aarch32则用于32位代码执行，确保了与旧系统的兼容性。 3. **新指令集**：ARMv8-A引入了新的指令集，如AES和SHA加密算法，以提高安全性；以及NEON向量处理单元的增强，提升媒体处理和科学计算性能。 4. **内存模型**：提供了更强的内存一致性模型，如Transactional Memory Extensions (TME) 和Strongly-ordered memory type，优化多核系统中的并发编程。 5. **虚拟化支持**：通过Hypervisor Extension（HXT）提供了硬件级别的虚拟化支持，提高了虚拟机管理的效率和性能。 6. **安全特性**：引入了TrustZone技术，为设备的安全区域提供硬件隔离，增强了系统的安全性。 7. **异常和中断处理**：改进了异常和中断处理机制，简化了系统级中断管理和异常处理的编程。文档中还详细描述了寄存器布局、指令编码、异常模型、内存访问权限控制、缓存管理、调试接口以及其他相关的系统级功能。对于软件开发者来说，了解这些内容有助于编写更高效、更安全的代码，并且能够充分利用硬件资源。此外，文档中可能还会涵盖多核编程、电源管理、性能分析和优化等方面的指导，帮助开发者理解和优化基于ARMv8-A架构的系统性能。由于ARMv8-A架构的广泛应用，这份指南对于从事服务器、移动设备、物联网设备等领域的开发者来说是一份宝贵的参考资料。

资源详情

资源推荐

ID050815 Non-Confidential

Chapter 1

Introduction

ARMv8-A is the latest generation of the ARM architecture that is targeted at the Applications

Profile. In this book, the name ARMv8 is used to describe the overall architecture, which now

includes both 32-bit execution and 64-bit execution states. ARMv8 introduces the ability to

perform execution with 64-bit wide registers, but provides mechanisms for backwards

compatibility to enable existing ARMv7 software to be executed.

AArch64 is the name used to describe the 64-bit execution state of the ARMv8 architecture.

AArch32 describes the 32-bit execution state of the ARMv8 architecture, which is almost

identical to ARMv7. GNU and Linux documentation (except for Redhat and Fedora

distributions) sometimes refers to AArch64 as ARM64.

Because many of the concepts of the ARMv8-A architecture are shared with the ARMv7-A

architecture, the details of all those concepts are not covered here. As a general introduction to

the ARMv7-A architecture, refer to the ARM

Cortex

-A Series Programmer’s Guide. This

guide can also help you to familiarize yourself with some of the concepts discussed in this

volume. However, the ARMv8-A architecture profile is backwards compatible with earlier

iterations, like most versions of the ARM architecture. Therefore, there is a certain amount of

overlap between the way the ARMv8 architecture and previous architectures function. The

general principles of the ARMv7 architecture are only covered to explain the differences

between the ARMv8 and earlier ARMv7 architectures.

Cortex-A series processors now include both ARMv8-A and ARMv7-A implementations:

• The Cortex-A5, Cortex-A7, Cortex-A8, Cortex-A9, Cortex-A15, and Cortex-A17

processors all implement the ARMv7-A architecture.

• The Cortex-A53 and Cortex-A57 processors implement the ARMv8-A architecture.

Introduction

ID050815 Non-Confidential

ARMv8 processors still support software (with some exceptions) written for the ARMv7-A

processors. This means, for example, that 32-bit code written for the ARMv7 Cortex-A series

processors also runs on ARMv8 processors such as the Cortex-A57. However, the code will

only run when the ARMv8 processor is in the AArch32 execution state. The A64 64-bit

instruction set, however, does not run on ARMv7 processors, and only runs on the ARMv8

processors.

Some knowledge of the C programming language and microprocessors is assumed of the

readers of this book. There are pointers to further reading, referring to books and websites that

can give you a deeper level of background to the subject matter.

The change from 32-bit to 64-bit

There are several performance gains derived from moving to a 64-bit processor.

• The A64 instruction set provides some significant performance benefits, including a

larger register pool. The additional registers and the ARM Architecture Procedure Call

Standard (AAPCS) provide a performance boost when you must pass more than four

registers in a function call. On ARMv7, this would require using the stack, whereas in

AArch64 up to eight parameters can be passed in registers.

• Wider integer registers enable code that operates on 64-bit data to work more efficiently.

A 32-bit processor might require several operations to perform an arithmetic operation on

64-bit data. A 64-bit processor might be able to perform the same task in a single

operation, typically at the same speed required by the same processor to perform a 32-bit

operation. Therefore, code that performs many 64-bit sized operations is significantly

faster.

• 64-bit operation enables applications to use a larger virtual address space. While the Large

Physical Address Extension (LPAE) extends the physical address space of a 32-bit

processor to 40-bit, it does not extend the virtual address space. This means that even with

LPAE, a single application is limited to a 32-bit (4GB) address space. This is because

some of this address space is reserved for the operating system.

• Software running on a 32-bit architecture might need to map some data in or out of

memory while executing. Having a larger address space, with 64-bit pointers, avoids this

problem. However, using 64-bit pointers does incur some cost. The same piece of code

typically uses more memory when running with 64-pointers than with 32-bit pointers.

Each pointer is stored in memory and requires eight bytes instead of four. This might

sound trivial, but can add up to a significant penalty. Furthermore, the increased usage of

memory space associated with a move to 64-bits can cause a drop in the number of

accesses that hit in the cache. This in turn can reduce performance.

The larger virtual address space also enables memory-mapping larger files. This is the

mapping of the file contents into the memory map of a thread. This can occur even though

the physical RAM might not be large enough to contain the whole file.

Introduction

ID050815 Non-Confidential

1.1 How to use this book

This book provides a single guide for programmers who want to use the Cortex-A series

processors that implement the ARMv8 architecture. The guide brings together information from

a wide variety of sources that is useful to both ARM assembly language and C programmers. It

is meant to complement rather than replace other ARM documentation available for ARMv8

processors. The other documents for specific information includes the ARM Technical

Reference Manuals (TRMs) for the processors themselves, documentation for individual

devices or boards or, most importantly, the ARM Architecture Reference Manual - ARMv8, for

ARMv8-A architecture profile - the ARM ARM.

This book is not written at an introductory level. It assumes some knowledge of the C

programming language and microprocessors. Hardware concepts such as caches and Memory

Management Units are covered, but only where this knowledge is valuable to the application

writer. The book looks at the way operating systems utilize ARMv8 features, and how to take

full advantage of the capabilities of the ARMv8 processors. Some chapters contain pointers to

additional reading. We also refer to books and web sites that can give a deeper level of

background to the subject matter, but often the main focus is the ARM-specific detail. No

assumptions are made on the use of any particular toolchain, and both GNU and ARM tools are

mentioned throughout the book.

If you are new to the ARMv8 architecture, Chapter 2 ARMv8-A Architecture and Processors

describes the previous 32-bit ARM architectures, introduces ARMv8, and describes some of the

properties of the ARMv8 processors. Next, Chapter 3 Fundamentals of ARMv8 describes the

building blocks of the architecture in the form of Exception levels and Execution states.

Chapter 4 ARMv8 Registers then describes the registers available to you in the ARMv8

architecture.

One of the most significant changes introduced in the ARMv8 architecture is the addition of a

64-bit instruction set, which complements the existing 32-bit architecture. Chapter 5 An

Introduction to the ARMv8 Instruction Sets describes the differences between the Instruction Set

Architecture (ISA) of ARMv7 (A32), and that of the A64 instruction set. Chapter 6 The A64

instruction set looks at the Instruction Set and its use in more detail. In addition to a new

instruction set for general operation, ARMv8 also has a changed NEON and floating-point

instruction set. Chapter 7 AArch64 Floating-point and NEON describes the changes in ARMv8

to ARM Advanced SIMD (NEON) and floating-point instructions. For a more detailed guide to

NEON and its capabilities at ARMv7, refer to the ARM

NEON

™

Programmer’s Guide.

Chapter 8 Porting to A64 of this book covers the problems you might encounter when porting

code from other architectures, or previous ARM architectures to ARMv8. Chapter 9 The ABI

for ARM 64-bit Architecture describes the Application Binary Interface (ABI) for the ARM

architecture specification. The ABI is a specification for all the programming behavior of an

ARM target, which governs the form your 64-bit code takes. Chapter 10 AArch64 Exception

Handling describes the exception handling behavior of ARMv8 in AArch64 state.

Following this, the focus moves to the internal architecture of the processor. Chapter 11 Caches

describes the design of caches and how the use of caches can improve performance.

An important motivating factor behind ARMv8 and moving to a 64-bit architecture is

potentially enabling access to larger address space than is possible using just 32 bits. Chapter 12

The Memory Management Unit describes how the MMU converts virtual memory addresses to

physical addresses.

Chapter 13 Memory Ordering describes the weakly-ordered model of memory in the ARMv8

architecture. Generally, this means that the order of memory accesses is not required to be the

same as the program order for load and store operations. Only some programmers must be aware

of memory ordering issues. If your code interacts directly with the hardware or with code

剩余295页未读，继续阅读

Aprilzww

粉丝: 0
资源: 2

ARM Cortex-A 系列 ARMv8-A 架构程序员指南

arm 架构指令集文档(DEN0024A_v8_architecture_PG，DDI0553B_p_armv8m_arm）

Thermoresponsive Dendronized Polypeptides Showing Switchable Recognition to Catechols

本题自定义一个分数类，类名Fraction，包含分子num和分母den，定义如下

result = $mmwriteword4(regid0, DENALI_DDR4SDRAM_REG_DEN_ERR_CTRL, spbininvalidatmrs_gd); result = $mmwriteword4(regid0, DENALI_DDR4SDRAM_REG_DEN_ERR_CTRL, LateWrDqs);解释一下

raction strToFraction(string str) { Fraction f; stringstream ss(str); string num, den, tmp; getline(ss, num, '/'); getline(ss, den); f.numerator = atoi(num.c_str()); f.denominator = atoi(den.c_str()); return simplify(f); }

python （a） 创建一个类 Rational，它由两个整数 p 和 q（提名符和分母）初始化

Fraction strToFraction(string str) { Fraction f; stringstream ss(str); string num, den, tmp; getline(ss, num, '/'); getline(ss, den); f.numerator = atoi(num.c_str()); f.denominator = atoi(den.c_str()); return simplify(f); }

用c＋＋编写分数的运算符重载

分别用成员函数和友元函数重载运算符，使对整型的运算符＝、+、、*、/适用于分数运 要求: (1）输出结果是最简分数（可以是带分数）； 2）分母为1，只输出分子。

手动实现朴素贝叶斯分类器算法（平滑方法）根据天气情况预测要不要去打网球的代码

训练集特征数据为GR、LLD、LLS、DEN四种测井曲线数据，目标数据为TOC数据，定义一个粒子群优化类，来进行xgboost超参数寻优；并有相应的预测集，用训练好的模型进行预测集预测TOC，请给出具体代码

最新资源

python （a）创建一个类 Rational，它由两个整数 p 和 q（提名符和分母）初始化

分别用成员函数和友元函数重载运算符，使对整型的运算符＝、+、、*、/适用于分数运要求: (1）输出结果是最简分数（可以是带分数）； 2）分母为1，只输出分子。