CC-R-E-DVS：一种高效的动态电压频率调度算法与SIM-WATTCH模拟对比

197 浏览量更新于2024-08-29 收藏 731KB PDF 举报

动态电压调整(Dynamic Voltage Scaling, DVS)是一种在处理器层面实施高效节能的关键技术。它通过动态地改变处理器的供电电压和工作频率，降低能耗，从而提高系统能效。在先前的研究基础上，本文提出了一种名为CC-R-E-DVS的高效DVS调度算法，它结合了优先级抢占式(Preemptive) Earliest Deadline First, EDF)策略，旨在合理利用处理器的空闲时间，减少计算成本。 CC-R-E-DVS算法的设计考虑到了现代多核环境中的任务并行性和实时性需求。在理想情况下，该算法具有线性时间复杂度O(n)，这意味着随着任务数量的增加，其性能表现依然保持在可管理的范围内。作者们使用SIM-WATTCH仿真平台对CC-R-E-DVS与其他DVS调度算法进行了比较，其中包括CC-EDF-DVS算法，后者也是基于EDF策略的一种变体。在模拟实验中，CC-R-E-DVS展现出显著的优势。相比于CC-EDF-DVS，它能够实现大约10%至40%的功率消耗降低。这表明，通过智能调度和优化资源分配，我们的算法能够更有效地平衡任务执行效率与能源消耗之间的关系，这对于在移动设备、云计算和数据中心等对功耗敏感的应用场景中尤为重要。值得注意的是，该研究还讨论了随着集成电路技术的发展，处理器的密度提高带来的挑战，即如何在提升处理能力的同时，维持或减少能耗。CC-R-E-DVS作为一项解决方案，为解决这个问题提供了一种实用且有效的途径。总结来说，CC-R-E-DVS算法在动态电压调整领域做出了贡献，它通过结合EDF策略和合理的任务调度，优化了多核处理器的性能和能耗，为现代信息技术中的能源效率提升提供了新的可能。未来的研究可以进一步探索如何将此算法应用到实际硬件平台上，并进行更大规模的实测验证。

An Efficient CC-R-E-DVS Scheduling Algorithm and Its Simulation on

SIM-WATTCH

Manman Peng,

Pin Yu

Hunan University, Hunan, China, E-mail: pmmbysj@hnu.cn

Hunan University, Hunan, China, E-mail: yupinhnu@gmail.com

Abstract

Dynamic voltage scaling is an effective technique for power saving of processors. It adjusts the

supply voltage and the frequency of the processors dynamically, thus the power consumption can be

reduced. Based on the former research, we proposed an efficient DVS scheduling algorithm named

CC-R-E-DVS, which is a kind of EDF scheduling. The DVS we proposed can reasonably use the slack

time and reduce the computation cost as much as possible. In the best cases, it has a complexity of

O(n). We simulated several DVS algorithms and compared the performance with each other through

modeling a multicore environment on SIM-WATTCH

[1]

. The results show that the CC-R-E-DVS can

reduce power consumption by 10%~40% over CC-EDF-DVS

[2]

Keywords: DVS Scheduling, Complexity, Power Consumption

1. Introduction

With the development of the integrated circuits technology, the power densities of processors and

concomitant heat generation are rapidly approaching levels comparable to nuclear reactors

[3]

. Because

of the high power densities, how to improve the performance of processors is becoming more and more

difficult. And higher power consumption means more cooling costs, which is not what we expected. So

many researchers have devoted a lot of energy to seeking a better solution. Especially for the rapidly

increasing number of embedded devices, power consumption is attracting more and more attention.

How to reduce power consumption as much as possible with least performance decrease has been a hot

research topic.

In CMOS microprocessors, dynamic power consumption (P

) is the main source of power

consumption, which primarily arises from the charging and discharging of capacitors. Dynamic power

consumption Pd can be expressed as follows

[4]

CLK

DDLd

fVCP 

. (1)

Here, α is the activity factor, C

is the load capacitance, V

is the supply voltage, and f

CLK

is the

clock frequency. The relation between V

and f

CLK

is given by (2) where κ is a constant, and V

the threshold voltage.

thDD

CLK

)V-V

（



. (2)

So when V

>> V

, f

CLK

is a linearly increasing function of V

. Actually in most of the research

has been supposed to be expressed as (3).

DDLd

VCP 

. (3)

Now it’s obvious that we can remarkably reduce power consumption by decreasing the supply

voltage. But the clock frequency will be turned down according to (2) and that would lead to

performance decreasing. However, in real time systems, all tasks are only required to finish before their

deadlines. As the execution time of the tasks is not fixed, the tasks usually finish much earlier before

their worst case execution time (WCET)

[5]

and the system gets into idle state. So we can lower down

the clock frequency at a proper time in order to make use of the slack time and reduce the power

consumption.

An Efficient CC-R-E-DVS Scheduling Algorithm and Its Simulation on SIM-WATTCH

Manman Peng, Pin Yu

International Journal of Advancements in Computing Technology(IJACT)

Volume4, Number9, May 2012

doi: 10.4156/ijact.vol4.issue9.25

209

下载后可阅读完整内容，剩余8页未读，立即下载

weixin_38499950

粉丝: 4
资源: 941

CC-R-E-DVS：一种高效的动态电压频率调度算法与SIM-WATTCH模拟对比

DVS Vsti - 7 种乐器的 免费音源

台达工业以太网DVS安装说明.pdf

DVS-CIFAR10数据集格式

CIFAR10-DVS

dvs-cifar10

请问使用SNN对CIFAR10-DVS进行分类的开源项目有哪些

cifar10dvs数据集

Sorry, user tecs is not allowed to execute '/bin/python /home/tecs/dvs_expand_rollback/dvs_route_rollback.py

python实现：network_scenarios= sdn 或者 network_scenarios=sdn-hierarchical and sdn_manage_vswitch=yes时： segmentation_type = vxlan时，vswitch_type =dvs或ovs时

最新资源

DVS Vsti - 7 种乐器的免费音源